Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Browse by Title.

ABCDEFGHIJKLMNOPQRSTUVWXYZ

Starts with:

Results

 916-930 from 2004 Results
916 Emmanouela Theodoraki, "Accelerating dictionary-based sentiment analysis with GPGPUs", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20232023-07-14
917 I. Mavroidis, D. Mavroidis, I. Papaefstathiou, "Accelerating Emulation and Providing Full Chip Observability and Controllability," IEEE Design and Test, vol. 26, no. 6, pp. 84-94, Nov./Dec. 2009. doi: 10.1109/MDT.2009.1362015-11-16
918 Georgios Agoritsis, "Accelerating fully homomorphic encryption (FHE) schemes with FPGAs", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20232023-09-13
919 I. Papaefstathiou, I. Mavroidis, "Accelerating hardware simulation: Testbench code emulation," in International Conference on ICECE Technology, 2008, pp. 129 - 136. doi: 10.1109/FPT.2008.47623752015-11-16
920 N. Tampouratzis, P. M. Mattheakis and I. Papaefstathiou, "Accelerating intercommunication in highly parallel systems," ACM T. Archit. Code Op., vol. 13, no. 4, Dec. 2016. doi: 10.1145/30057172018-06-28
921 N. Alachiotis, A. Brokalakis, V. Amourgianos, S. Ioannidis, P. Malakonakis and T. Bokalidis, "Accelerating phylogenetics using FPGAs in the cloud," IEEE Micro, vol. 41, no. 4, pp. 24-30, 1 July-Aug. 2021, doi: 10.1109/MM.2021.3075848.2022-11-01
922 P. Toupas, A. Brokalakis and I. Papaefstathiou, "Accelerating physics engine components with embedded FPGAs," in 29th International Conferenceon Field-Programmable Logic and Applications, 2019, pp. 88-94. doi: 10.1109/FPL.2019.000232020-04-27
923 Maria Koutsoupaki, "Accelerating sustainability: A new architectural approach to speed racing", Diploma Work, School of Architecture, Technical University of Crete, Chania, Greece, 20252025-05-15
924 K. Papadimitriou, C. Vatsolakis and D. Pnevmatikatos, "Acceleration of Computationally-Intensive Kernels in the Reconfigurable Era", in IEEE International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), July 2012. 2015-11-12
925 Efstratios Koutroulakis, "Acceleration of data compression for the phylogenetic likelihood function using FPGA technology", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20212021-04-21
926 E. Papadogiannaki and S. Ioannidis, “Acceleration of intrusion detection in encrypted network traffic using heterogeneous hardware,” Sensors, vol. 21, no. 4, Feb. 2021, doi: 10.3390/s21041140.2023-01-26
927 Panagiotis Felekis, "Acceleration of simultaneous localization and mapping (SLAM) algorithms on graphics processing units (GPUs) for unmanned air drones", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20212021-10-12
928 Polykratis Georgis, "Acceleration of the Adiantum algorithm on embedded GPUs ", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20222022-07-07
929 Emmanouil Souflakis, "Acceleration of the phylogenetic likelihood function using HLS on disaggregated FPGA platforms", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20202020-09-01
930 Maria Maragkaki, "Acceleration on a reconfigurable logic platform of the ORB-SLAM2 algorithm for autonomous underwater vehicles", Diploma Work, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 20222022-11-25
Pages: |...47 |48 |49 |50 |51 |52 |53 |54 |55 |56 |57 |58 |59 |60 |61 | 62 |63 |64 |65 |66 |67 |68 |69 |70 |71 |72 |73 |74 |75 |76 |77 |...[ Show All ]