



# SimplePL: an OpenCL-like runtime system for HLS OpenCL Kernels

Grammatopoulos Athanasios Vasileios  
Technical University of Crete

November 9, 2017



# Abstract

SimplePL is a runtime system that features an OpenCL-like application programming interface to interact with high level synthesis OpenCL kernels on your programmable logic. The system consists of a C Library that interacts with Linux kernel modules. SimplePL simplifies the development of Linux applications that use HLS OpenCL kernels. Applications can program the PL with pre-compiled bitfiles on demand and call it's HLS kernels IP cores through the library in a similar way an OpenCL application calls OpenCL kernels. SimplePL can schedule the workload on the available IP cores, manage the physical and the virtual addresses of the PL's units, create and manage memory buffers, handle the low level communication between the application and the PL and all these by hiding all the complexity of the programmer.

Keywords: SimplePL, FPGA, OpenCL, HLS, Vivado

## Abbreviations

<b>API</b>	<i>Application Programming Interface</i>
<b>ASIC</b>	<i>Application Specific Integrated Circuit</i>
<b>CPU</b>	<i>Central Processing Unit</i>
<b>CUDA</b>	<i>Compute Unified Device Architecture</i>
<b>FPGA</b>	<i>Field-Programmable Gate Array</i>
<b>GPGPU</b>	<i>General-Purpose computing on Graphics Processing Units</i>
<b>GPU</b>	<i>Graphics Processing Unit</i>
<b>HDL</b>	<i>Hardware Description Language</i>
<b>HLL</b>	<i>High-Level Language</i>
<b>HPC</b>	<i>High Performance Computing</i>
<b>ICD</b>	<i>Installable Client Driver</i>
<b>IP core</b>	<i>Intellectual Property core</i>
<b>JSON</b>	<i>JavaScript Object Notation</i>
<b>LLVM</b>	<i>Low Level Virtual Machine</i>
<b>OS</b>	<i>Operating System</i>
<b>RTL</b>	<i>Register Transfer Logic</i>
<b>SDK</b>	<i>Software Development Kit</i>
<b>SIMD</b>	<i>Single Instruction Multiple Data</i>
<b>VHDL</b>	<i>VHSIC Hardware Description Language</i>
<b>VHSIC</b>	<i>Very High Speed Integrated Circuit</i>

## Acknowledgment

I would like to thank my supervisor Dr. Ioannis Papaefstathiou for his mentoring and guiding on my diploma thesis. Furthermore I would like to thank Ph.D Paulos Malakonakis assistant of the Microprocessor and Hardware laboratory for pointing me on the right direction to search and for the support he and the lab gave me. Last but not least, I would like to thank my family and my friends, who supported me all these year through my university studies and helped me became the man I am today.



# Contents

Abstract . . . . .	i
Abbreviations . . . . .	ii
Acknowledgment . . . . .	iii
<b>1 Introduction</b>	<b>1</b>
1.1 SimplePL . . . . .	1
1.1.1 Performance . . . . .	1
1.1.2 FPGA tools for HLL . . . . .	1
1.1.3 The need of a library . . . . .	2
1.2 OpenCL Benchmarks . . . . .	2
1.2.1 OpenCL implementations . . . . .	2
1.2.2 Benchmarking OpenCL tasks . . . . .	3
1.2.3 Results usage . . . . .	3
<b>2 Introduction to OpenCL on FPGAs</b>	<b>5</b>
2.1 The OpenCL programing model . . . . .	5
2.2 OpenCL on GPUs and CPUs . . . . .	7
2.3 OpenCL on FPGAs . . . . .	9
2.4 OpenCL Kernels as IP Cores on FPGAs . . . . .	12
<b>3 Motivation</b>	<b>15</b>
3.1 The OpenCL open standard . . . . .	15
3.2 OpenCL Libraries . . . . .	15
3.3 OS and FPGA Problems . . . . .	15
<b>4 SimplePL</b>	<b>17</b>
4.1 Introduction . . . . .	17
4.1.1 Programing the FPGA . . . . .	17
4.1.2 Physical and Virtual addresses . . . . .	17
4.1.3 Contiguous physical memory . . . . .	18
4.2 Bitfile Description File . . . . .	18
4.2.1 Structure . . . . .	18
4.2.2 Collecting the information . . . . .	23
4.3 Data Types . . . . .	23
4.3.1 Xilinx-like UInt Data Types . . . . .	23
4.3.2 OpenCL-like Basic Data Types . . . . .	23
4.3.3 OpenCL-like Components Data Types . . . . .	24
4.4 Application Programming Interface . . . . .	24
4.4.1 Bitfile functions . . . . .	24
4.4.2 Memory functions . . . . .	28
4.4.3 Buffer functions . . . . .	31

4.4.4	Kernel functions . . . . .	34
4.4.5	Kernel Execution functions . . . . .	46
4.4.6	Help functions . . . . .	51
4.5	Comparison of SimplePL with OpenCL . . . . .	52
4.5.1	Program flow comparison . . . . .	52
4.5.2	Program source comparison . . . . .	53
<b>5</b>	<b>Results</b>	<b>59</b>
5.1	Program PL . . . . .	59
5.2	Data transfer . . . . .	61
5.3	Execution . . . . .	64
<b>6</b>	<b>Future Work</b>	<b>67</b>
6.1	Support for HLS C/C++ Functions . . . . .	67
6.2	Support for more boards . . . . .	67
6.3	OpenCL C API Wrappers . . . . .	67
6.4	Support for more options . . . . .	67
<b>7</b>	<b>Lessons learned</b>	<b>69</b>
7.1	OpenCL . . . . .	69
7.2	Poor Documentation . . . . .	69
7.3	Hardware binding with Software . . . . .	70
7.4	Creating a good Structure . . . . .	70
<b>8</b>	<b>OpenCL Benchmarks</b>	<b>71</b>
8.1	Motivation . . . . .	71
8.2	Introduction . . . . .	71
8.3	Benchmarks on CPU/GPU architectures . . . . .	71
8.3.1	Benchmark Kernel . . . . .	71
8.3.2	OpenCL Devices . . . . .	72
8.3.3	Build time . . . . .	73
8.3.4	Send and Receive data times . . . . .	75
8.3.5	Execution time . . . . .	77
8.4	Compare OpenCL on CPU/GPU with our SimplePL on FPGA . . . . .	78
8.4.1	Build time vs Program time . . . . .	79
8.4.2	Data transfer . . . . .	79
<b>9</b>	<b>Conclusions</b>	<b>81</b>
9.1	Simple Usage . . . . .	81
9.2	Familiar environment . . . . .	81
9.3	Decrease development time . . . . .	82
9.4	Benchmarks conclusions . . . . .	82
<b>A</b>	<b>Vivado Guides</b>	<b>85</b>
A.1	Vivado HLS Guide . . . . .	85
A.1.1	Create a Vivado HLS project . . . . .	85
A.1.2	Example Vivado HLS codes . . . . .	93



A.2	Vivado OpenCL IP Core Guide . . . . .	96
A.2.1	Create a Vivado HLS project . . . . .	96
<b>B</b>	<b>Examples</b>	<b>107</b>
B.1	System preparation . . . . .	107
B.1.1	Download linux-xlnx . . . . .	107
B.1.2	Setup arm-linux-gnueabihf . . . . .	107
B.1.3	SD-Card preparation . . . . .	107
B.1.4	Booting the system . . . . .	108
B.2	Compiling the Codes . . . . .	108
B.2.1	Compile the Kernel Sources . . . . .	108
B.2.2	Compile a Kernel Module . . . . .	109
B.2.3	Compile an application . . . . .	109
B.3	Example Vector Addition . . . . .	110
B.4	Example Matrix Multiplication . . . . .	117
<b>C</b>	<b>Library Code</b>	<b>127</b>
C.1	SimplePL header . . . . .	127
C.2	SimplePL source . . . . .	133
<b>D</b>	<b>References</b>	<b>173</b>



# 1 Introduction

This work consists of two parts. The first part, our main work, describes our SimplePL system and its ecosystem. On a small second part, we provide our results on a number of benchmarks we run on OpenCL devices.

## 1.1 SimplePL

### 1.1.1 Performance

We always want the most from our computers, we want the maximum performance. We want to speed up the performance of our system, not always in the traditional way. We can speedup our programs by running them on a faster system (ex. on a faster hardware), we can get speedup by running them on parallel if that's possible (ex. using multi-threading), or we can run them with no time speedup at all, but with less power cost, that's what we call performance per watt.

In general, we seek to get a better performance from our systems. To do so, we combine different architectures and technologies in one system. By doing this, we can execute one application on different parts of our system to exploit each part's advantages and avoid another's disadvantages.

On a modern desktop computer system, to solve a heavy computing loads, we have a CPU working with the help of a GPGPU and we call this heterogeneous computing. We program such applications using C/C++ (mostly) and 2 popular C-like languages / application programming interfaces / frameworks, the CUDA by Nvidia and the OpenCL by Khronos Group.

On the other hand, to increase the performance of a system, we use to develop applications on FPGA boards or create ASIC boards, if it is possible. An FPGA or an ASIC board, many times, can increase the performance of an application and do so with lower power usage too. But such implementation costs a lot to be develop (because of the complexity of such implementations), thus the industry most times avoids them due to the development costs and the special development requirements.

### 1.1.2 FPGA tools for HLL

What changed the last years are the tools that can produce HDL code from high-level language code became better and also took advantage of the OpenCL standard. By using programs like Xilinx's Vivado HLS we can write C/C++/OpenCL code and synthesize it for use on our FPGA. In addition to that, frameworks like Xilinx's SDAccel let us use FPGA boards as an OpenCL device, but only some special boards are supported (no embedded FPGA board support).

The idea of using an FPGA as an OpenCL device is really good. OpenCL has a good standard and many programmers are already familiar with the language. Many programs use OpenCL to increase their performance and many popular libraries (like BLAS) was already been ported on OpenCL. If there was a way to easily port such libraries on our embedded FPGA boards, many applications would be able to be run on low-power embedded FPGA boards. So the logical next step is to give the developers tools to develop OpenCL applications on an FPGA, without limiting them on a few boards.

Since we were using Vivado HLS to port our OpenCL kernels on our FPGAs boards, we wanted to start porting hole OpenCL libraries, what we were interested in, on our embedded FPGAs boards. Such libraries are quite popular and many applications are using the to accelerate their computations. By porting them we could provide the opportunity to the applications that use them to run on an FPGA and hopefully achieve better performance per watt.

### **1.1.3 The need of a library**

While we were trying to do so, we came across many problems that could be solved with the use of a library that could handle all the needed software to hardware connections, that is our libraries interactions with the IP cores inside the FPGA. Those problem could be solved by writing specific coded, inside each library's code, but since most of the libraries were complex, this process could require to re-write almost all the library's code. Thus, since we had to solve all these connection problems, we decided to focus on a library that handles them. By doing so, we would be able to port more libraries easier and faster.

The development of such a library is not trivial. The library had to solve those connection problems with the hardware in the back-end and on the same time provide an easy API front-end to the developers. Additionally, the usage and the development should be easy to use, as this was the main concept of developing in HLL for FPGAs. It was clear to us, that we could use an OpenCL-like model to describe our FPGAs as OpenCL-like devices and to provide an OpenCL-like API for the developers.

These are the reasons why we created SimplePL. Our OpenCL-like runtime system for HLS OpenCL kernels. To provide an easy and simple to use system for applications that want to use HLS OpenCL kernels.

## **1.2 OpenCL Benchmarks**

### **1.2.1 OpenCL implementations**

The OpenCL run on OpenCL supported devices with the help of an OpenCL ICD. Each OpenCL implementation has its own ICD and may execute the OpenCL kernels in any way it wants, as long as, it supports the OpenCL standard. Those ICD of course may or may not have support for Windows, Linux or Macintosh systems and usually support specific OpenCL devices.

Many GPU and CPU vendors, most of them, has released an OpenCL SDK with ICD, to support the execution of OpenCL on their devices (ARM, AMD, INTEL, NVIDIA). As a matter of fact, each one may yield different performance for different OpenCL tasks on each variation of the CPU and GPU.

### **1.2.2 Benchmarking OpenCL tasks**

We wanted to test, how fast the OpenCL framework can execute many of its tasks. For this reason, while we were developing our SimplePL system, we run a number of benchmarks on many OpenCL devices, from different architectures, on different OS and on different systems. On those benchmarks we developed a small OpenCL application that run many times the typical OpenCL program flow to executed a simple OpenCL kernel. During those runs we were recording the timings of our interest and log them.

We wanted to have at our disposal real OpenCL applications timings on our OpenCL devices. We were not interested on the performance of the kernel execution, as this is related to the kernel that is executed. We were mostly interested on the tasks prior and after the kernel execution, like data transfers and source code build. These operations may some times be too small that can be ignored but for complex kernels or for a big number of data, it can turn out to be significant.

### **1.2.3 Results usage**

Later we could use those recorded timing to compare them with similar tasks timings on our FPGAs, since our SimplePL system implements an OpenCL-like execution model. Our main concern was over the timing difference between downloading a bitfile on the FPGA versus the OpenCL source compile time. Of course, we were aware that, as the performance of many task are related to the speed of the hardware, our FPGA development board had disadvantage.

Additionally, as I personally had little experience with OpenCL applications but I was quite good in C/C++, this was an opportunity to experiment further with the OpenCL ecosystem. We also wanted to get familiar with the ICD drivers implementations and how the OpenCL headers handle multiple ICDs on one system.

We included these results on this document and we used some of them as a comparison between SimplePL on FPGA and OpenCL on GPU/CPU.



## 2 Introduction to OpenCL on FPGAs

In this section we will briefly explain the OpenCL model and how the model can be implemented on different architectures. Specifically we will explain the components that the model define and how these components match to the components of a GPU or a CPU to support the OpenCL standard. Moreover we will overview how the industry implements nowadays these components on FPGA boards to increase the performance or the power efficiency.

### 2.1 The OpenCL programing model

**OpenCL** is an open standard for parallel computing on heterogeneous platforms currently maintained by the Khronos Group. The OpenCL programing model describes a **compute device** with a number of **compute units**. Each compute unit consists of several **processing elements**. In addition, an OpenCL compute device has access to a memory (shared or not) with a four level hierarchy (global, constant, local and private). The hierarchy may not be implemented on hardware. The system (may be a computer) that manage this OpenCL device is referred to, by the OpenCL model, as the **host**. A host can have multiple OpenCL devices.




Figure 2.1: The OpenCL Model

Given a system with such a compute device, an application which runs on the host can use the OpenCL API to run a kernel (an OpenCL function) on an OpenCL device and across its multiple compute units. The OpenCL kernel is written in OpenCL and describes the work of a processing element. Before the kernel execution, all data to be processed need to be copied from the host's

memory to the device's memory and after the executions the results need to be copied from the device's memory to the host's memory.

OpenCL kernels are usually compiled during the execution of the application by an OpenCL driver (usually a driver from the Vendor of the OpenCL device). This functionality lets the applications support multiple OpenCL devices without the need to produce multiple binaries.




Figure 2.2: OpenCL Work-Groups






Figure 2.3: The program flow on OpenCL

## 2.2 OpenCL on GPUs and CPUs

The first OpenCL devices to be implemented were on GPUs the so called GPGPU. NVidia's previous work on their CUDA model made it easy for their GPUs to support the new open standard and this was an opportunity for other GPU vendors to provide GPGPU features on their GPU architectures. Nowadays ala major GPU vendors support the OpenCL standard in a way (maybe not the latest version).

A GPU can easily fit the OpenCL programing model, as it features a quite big internal memory (nowadays 2GB and 4GB GPUs are common) and many core units for graphics computations. Each GPU of a host machine can be a compute device and each of its core units, an OpenCL compute unit. After all the vector architecture of a GPU is one of the main reasons that the OpenCL and other parallel programming languages were created, to take advantage of their SIMD capabilities.




Figure 2.4: GPU as an OpenCL Device

Generally speaking OpenCL take advantage of the parallel execution of tasks to increase performance. Its in our interest to apply such parallelism not only on GPUs but also on our CPUs. Thus, it makes sense that we want to be able to run OpenCL code on our CPUs too if it will increase our application's performance.

CPUs features many CPU cores providing support for execution of parallel threads. This is why a CPU can also fit the OpenCL programing model. After all, a CPU has access to the main memory of the system and each of it's cores can be seen as a single compute unit, or even as multiple compute units if hyper threading is supported. Thus, CPU vendors like Intel and AMD supports OpenCL applications running on their CPU architectures.




Figure 2.5: CPU as an OpenCL Device

As can be seen, OpenCL has created an interesting ecosystem, where one application can gain easy and simple access to parallel computing. The application can select on which of the host's OpenCL devices it wants to execute a kernel, or just pick one in random. The application does not need to have special knowledge of the OpenCL device as long as it follows the OpenCL standard.

For unsupported devices, interesting projects like pocl<sup>1</sup> (Portable Computing Language) were developed by 3rd party groups. Pocl implements the OpenCL standard by using Clang to parse the kernels and LLVM to execute them on your target device.

## 2.3 OpenCL on FPGAs

Developing an application on an FPGA is quite harder than usual coding. The development process takes more time than developing a similar application on a CPU. In addition, coding in HDLs demands experienced programmers and the debugging process is quite difficult. As a result, special C-to-HDL tools for HLL synthesis were created. Such tools can convert HLL code (usually C or C-like code) to an HDL code (like VHDL or Verilog). The performance of an application created with an HLS tool is worse (in most cases) than the performance of the same application created directly in HDL, but the development time is faster and the maintenance is easier.

Since HLS tools exist and FPGA vendors promote them, including an parallel programming language like OpenCL support on them was a good move (potential

<sup>1</sup>Website the "pocl": <http://portablecl.org/>

performance improvement). So, OpenCL caught the attention of the two major FPGA manufacturers, Xilinx and Altera (Altera is currently owned by Intel). Therefore, each one released their own OpenCL-like development environment in order to support OpenCL applications on their FPGA boards.

Altera released the “Intel FPGA SDK for OpenCL”<sup>2</sup> and Xilinx released “The SDAccel development environment for OpenCL”<sup>3</sup>. Both environment support only specific boards (or provide custom board specifications) and not all their FPGA boards. These boards usually feature a PCIe interface to interact with the host machine and on-board DDR memory, just like a GPU does.



Figure 2.6: FPGA-Based Accelerator Board - ADM-PCIE-KU3 (Kintex Ultra-Scale from Alpha Data)

Image from: <https://www.xilinx.com/products/boards-and-kits/1-4lhig1.html>

---

<sup>2</sup>Website of “Intel FPGA SDK for OpenCL”:  
<https://www.altera.com/products/design-software/embedded-software-developers/opencl/>

<sup>3</sup>Website of “The SDAccel development environment for OpenCL”:  
<https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html>



Figure 2.7: Altera FPGA-Based Accelerator Board - A10PL4 (Altera Arria 10 GX FPGA from BittWare)

Image from: <http://www.alteraboards.com/product/a10pl4/>

Of course the development of an OpenCL application for an FPGA is not the same as developing for a GPU but quite similar. For obvious reasons we don't expect a kernel compilation on the application's runtime, all kernels are in one way or another pre-synthesized for the target FPAG board. Also additional special flags and functions may be needed outside of the OpenCL standard, for optimization or configuration.




Figure 2.8: The SDAccel - Development Environment

Image from:

<https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html>




Figure 2.9: GPU - Development Environment

## 2.4 OpenCL Kernels as IP Cores on FPGAs

Along side with its “Vivado Design Suite”<sup>4</sup>, Xilinx released “Vivado High-Level Synthesis”<sup>5</sup> (Vivado HLS). With Vivado HLS we can program on C/C++/OpenCL and produce VHDL/Verilog IP cores for Vivado.

For OpenCL development, Vivado HLS creates from an OpenCL kernel’s source an IP core of an OpenCL compute unit that implements this core. You can specify inside the kernel’s source optimization and configurations using special attributes. For example you can define the size of the compute unit’s work-group:

```
__attribute__((reqd_work_group_size(size_x, size_y, size_z)))
```

or suggest to execute a block of work-item’s code in pipeline:

```
__attribute__((xcl_pipeline_workitems)) { /* Code here */ }
```

The IP core can be imported into Vivado for creating a design for your system. It can be connected with the target’s system process unit and mapped on the system’s memory. By doing this you will be able to communicate manually with the compute unit (IP core) by reading and writing on the system’s memory in the specific address that it was mapped.

Some C wrappers (start, stop, write, read etc.) are automatically generated by the Vivado if you export the project to the SDK. This is enough for a simple bare metal applications with the need of one compute unit.

<sup>4</sup>Website of “Vivado Design Suite”:  
<https://www.xilinx.com/products/design-tools/vivado.html>

<sup>5</sup>Website of “Vivado High-Level Synthesis”:  
<https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html>




Figure 2.10: FPGA as an OpenCL Device (Using Vivado HLS OpenCL Kernels)





## 3 Motivation

### 3.1 The OpenCL open standard

OpenCL is a nice standard of parallel computing that the major Vendors supported and implement it relatively fast. Such well defined open standards are needed in order to have technological progress, since propitiatory monopoly standards are not widely used for obvious reasons. We wanted to support the standard by creating a tool to promote an easy and fast way of usage of OpenCL HLS kernels created by the Vivado HLS.

### 3.2 OpenCL Libraries

There are many open source OpenCL based libraries for machine learning, image processing, linear algebra, etc. that may run with better efficiency on an FPGA than a GPU. These libraries have many algorithms in kernels that call on demand. Porting each kernel to an FPGA bitstream can not be avoided but the interaction with the kernels inside it could be made easier.

Since the process of executing an OpenCL kernel on an FPGA is relatively the same for every HLS kernel and tends to follow the OpenCL execution process, if there was a library that could handle the bitfiles loading, could easily call the kernels inside the FPGA, could transfer the data hiding the virtual address complexity, spread the work-load across multiple units, and all these in a familiar way to the programmer (OpenCL like API), this would make the porting process easier and faster.

### 3.3 OS and FPGA Problems

Many FPGA boards have an embedded processor on them (usually an ARM) to run the applications. It's quite common to run bare metal applications on them without an OS since it may only control a design already programmed on the FPGA without the need of libraries and utilities that an OS provides. On the other hand, most computer applications run under an OS to take advantage of all the available libraries and features of an OS. So it make sense that if we want to port some of those applications, we will need to run them under a Linux OS on our FPGA board.

In this case you maybe think that it is easier than running on bare metal but mechanics like virtual address space increase the complexity of our code. There are solutions for such problem but the search for them and their implementation increase the development time. These solutions should be implemented ones in an open source library for everyone to use.




Figure 3.1: Array in Virtual addresses and Physical addresses

```
// Allocate array a
int* a = (int*) malloc(12 * sizeof(int)); // a = 0x00200
// Get physical address
size_t phys_a = virtual_to_physical(a); // phys_a = 0x0f200

// But a[x] does not point to the same address with phys_a[x]
// because the address 0x00200+x does not translate
// to the physical address 0x0f200+x
```

## 4 SimplePL

An OpenCL-like runtime system for HLS OpenCL Kernels. Simple, because we developed a simple OpenCL-like API. PL, because we control our beloved programming logic. In this section we will present you our simple OpenCL-like system, we will explain the operation of our library and we will introduce you to the API. Furthermore, we will briefly compare an application written for OpenCL and the same application written for SimplePL.

### 4.1 Introduction

SimplePL implements an OpenCL-like API to manage multiple bitfiles and its components. Since kernels are inside bitfiles, instead of programming kernels on an OpenCL device, we program bitfiles on our FPGA. To manage these bitfiles, a special description file for each bitfile is needed to hold information about the bit file.

Unlike OpenCL, SimplePL lets you manage your device memories. You can define many device memories, on FPGA as BRAM or on the system's main memory.

Buffer parameters can be created from any memory the developer selects, BRAM for small buffers (faster) or on system's memory for big buffers (but slower). FPGA memories (BRAMs) should be pre-synthesized inside the bitfile, therefore their life span ends after we program a new bitfile on our PL.

#### 4.1.1 Programing the FPGA

We want our system to be able to download on demand different bitfiles in order to provide a way to load different HLS OpenCL Kernels. Xilinx provides a linux driver device (depending on your board) with which we can program the programmable logic. On ZedBoard we can write the bitfile on the “/dev/xdevcfg” device.

Terminal command to program the PL on Zedboard in a Linux environment.

```
cat mybitstream.bit > /dev/xdevcfg
```

#### 4.1.2 Physical and Virtual addresses

Our FPGA can only understand physical addresses, but our applications run on virtual addresses. Thus, SimplePL maps all physical addresses (for example the base address of a compute unit) to virtual addresses, using mmap and /dev/mem.

Also, to be able to pass the physical address of a buffer to a compute unit, it stores the system's memories physical addresses.

### 4.1.3 Contiguous physical memory

Our device memories need to be contiguous physical addresses. We can not allocate a contiguous physical memory from user space, so we need a kernel module that does that for our applications. We could create such a kernel module but as we found a nice implementation of the same functionality and many more, we chose not to reinvent the wheel, and we used the “udmabuf”<sup>1</sup> (User space mapable DMA Buffer) kernel module. Udmabuf lets us define 4 contiguous physical memories on the main memory of the system.

To be able to access the system memory, you need to load the `udmabuf` kernel module on your system before you execute your application. You can specify the number of the buffers (up to 4) and their size in the `insmod` parameters. To create 4 buffers, each one with 2MB contiguous physical memory size, you can run the command:

```
insmod udmabuf.ko udmabuf0=0x200000 udmabuf1=0x200000 udmabuf2=0x200000
udmabuf3=0x200000
```

## 4.2 Bitfile Description File

To load bitfiles on SimplePL you have to provide their description files, which we will call from now on “Bitfile Description File”. The Bitfile description file is a JSON file with information for each kernel and for each memory inside the corresponding bitfile.

To parse the Bitfile Description File we use the `tiny-json` C library. The `tiny-json` library is a fast and simple C JSON parser. You can find it on Github in <https://github.com/rafagafe/tiny-json>.

### 4.2.1 Structure

A bitfile description file needs to have a special structure, if not, the bitfile will not be loaded or it may have invalid components (invalid kernel or memory).

#### 4.2.1.1 Name attribute

The first thing stored is a name for the bitfile (this has nothing to do with file-names, it just defines a name for your bitfile). The name attribute should be a String. This attribute is mandatory and a bitfile description file without one, is invalid.

---

<sup>1</sup>Website of “udmabuf”: <https://github.com/ikwzm/udmabuf>

Attribute	Type	Mandatory
name	String	yes

Table 4.1: Attribute “name“

```
{
  ...
  "name" : "Just a name for my bitfile",
  ...
}
```

Figure 4.1: Example for attribute “name“

#### 4.2.1.2 Kernels attribute

To define our bitfile’s HLS OpenCL kernels, we provide an array of kernels information. Thus, kernels attribute should be an array. This attribute is not mandatory and a bitfile description file without it is valid. You may load bitfiles with no HLS kernels.

Attribute	Type	Mandatory
kernels	Array	no

Table 4.2: Attribute “kernels“

Each item of the kernels attribute describes a kernel.

- The name attribute is used to call the kernel. It accepts a String value and is mandatory.
- The address array defines the physical base address of each compute unit (IP core) of this HLS kernel. As this attribute defines the number of compute units it must be defined.
  - Must have at least one address (at least one compute unit).
  - Addresses must be defined as Hex String (ex “0x0000F“).
- The workgroup array defines the workgroup size of the compute units. It must be defined.
  - It supports 3 dimensions [x, y, z] like OpenCL.
  - At least one dimension must be defined and the rest will be set to 1.
  - Dimension length is an Integer.
  - None dimension length should be zero.
- Size attribute defines the size of memory that each compute unit maps on memory. It must be defined.

- Value must be an Integer.
- If value is zero, size will be set to memory page size.
- (We usually set it to zero).
- Control object defines the control signals offsets of a compute unit.
  - Must be defined.
  - Object’s attributes
    - \* “ctrl“ : offset of Control Signals (if not defined is set to “0x0“)
    - \* “gie“ : offset of Global Interrupt Enable Register (if not defined, Global Interrupt functions can not be used)
    - \* “ier“ : offset of IP Interrupt Enable Register (if not defined, IP Interrupt functions can not be used)
    - \* “isr“ : offset of IP Interrupt Status Register (not currently in use)
  - Values must be Hex Strings (example “0x48“)
- Group object defines the work-group signals offsets of a compute unit.
  - May not be defined, but if is defined, all attributes must be defined.
  - Object’s attributes
    - \* “id\_x“ : offset of group\_id\_x signal (number of work-group in 1<sup>st</sup> dimension)
    - \* “id\_y“ : offset of group\_id\_y signal (number of work-group in 2<sup>nd</sup> dimension)
    - \* “id\_z“ : offset of group\_id\_z signal (number of work-group in 3<sup>rd</sup> dimension)
    - \* “offset\_x“ : offset of global\_offset\_x (memory buffers offset in 1<sup>st</sup> dimension)
    - \* “offset\_y“ : offset of global\_offset\_y (memory buffers offset in 2<sup>nd</sup> dimension)
    - \* “offset\_z“ : offset of global\_offset\_z (memory buffers offset in 3<sup>rd</sup> dimension)
  - Values must be Hex Strings (example “0x48“)
- Kernel’s arguments array.
  - May not be defined.
  - Each item represents a kernel argument and has the following attributes
    - \* “name“ : the name of the argument. Must be a String. Used to set the argument by name. Should be defined.
    - \* “offset“ : offset of the argument register(s). Must be a Hex String. Should be defined.

- \* “size“ : size of the argument register. Must be an Integer. It is usually 4 (4 bytes). May not be defined.

All memory sizes and offsets are in bytes.

Attribute	Type	Mandatory
name	String	yes
address	Array	yes
workgroup	Array	yes
size	Integer	yes
control	Object	no
group	Object	no
arguments	Array	no

Table 4.3: Attributes of the items of the attribute “kernels“

Attribute	Type	Mandatory
name	String	yes
address	Array	yes
workgroup	Array	yes
size	Integer	yes
control	Object	no
group	Object	no
arguments	Array	no

Table 4.4: Attributes of the attribute “kernels“ attribute “control“

```

{
  ...
  "kernels" : [
    ...
    {
      "name" : "my_kernel",
      "address" : ["0x43C00000", ... ],
      "workgroup" : [32, 32, 1],
      "size" : 0,
      "control" : {
        "ctrl" : "0x00",
        "gie" : "0x04", "ier" : "0x08", "isr" : "0x0c"
      },
      "group" : {
        "id_x" : "0x10", "id_y" : "0x18", "id_z" : "0x20",
        "offset_x" : "0x28", "offset_y" : "0x30", "offset_z" : "0x38"
      },
      "arguments" : [
        ...
        {"name" : "my_parameter", "offset" : "0x40", "size" : 4},
        ...
      ]
    }
    ...
  ],
  ...
}

```

Figure 4.2: Example for attribute “kernels“

#### 4.2.1.3 Memories attribute

Like before, to define our bitfile’s memories (BRAMs), we provide an array of memories information. Thus, memories attribute should be an array. This attribute is not mandatory and a bitfile description file without it is valid. You may load bitfiles with no memories.

Attribute	Type	Mandatory
memories	Array	no

Table 4.5: Attribute “memories“

Each item of the memories attribute describes a BRAM inside our bitfile.

- The name attribute is used to get the memory by name. It accepts a String value and is mandatory.
- The address attribute defines the physical base address of the memory. It must be defined as Hex String and is mandatory.
- The size attribute defines the size of the memory in bytes. It must be defined an Integer and is mandatory.



```

{
  ...
  "memories" : [
    ...
    {
      "name" : "my_fast_bram",
      "address" : "0x40000000",
      "size" : 8192
    },
    ...
  ],
  ...
}

```

Figure 4.3: Example for attribute “memories“

### 4.2.2 Collecting the information

The information for the Bitfile Description File needs to be retrieved from Vivado and Vivado HLS. The base address offsets of each IP core and each BRAM can be found on the Vivado design’s “Address Editor“. IP core control and arguments offsets can be found inside the the xml file:

“<hls\_project>/solution<number>/impl/ip/<kernel-name>\_info.xml “

A full Bitfile Description File example can be found on the appendix section.

## 4.3 Data Types

In this section we will describe SimplePL’s data types.

### 4.3.1 Xilinx-like UInt Data Types

Unsigned integer data types based on their size in bytes, based on Xilinx’s similar data types. These data types are useful when dealing with data inside addresses in order to align. These types keep the same bytes even on different systems.

Data Type	Description	Size in bytes
p1_u8	8-bits Unsigned Integer	1 byte
p1_u16	16-bits Unsigned Integer	2 bytes
p1_u32	32-bits Unsigned Integer	4 bytes

Table 4.6: Data Types: Xilinx-like uint

### 4.3.2 OpenCL-like Basic Data Types

SimplePL provides the same scalar data types that OpenCL provide.

Scalar Data Type	Type in OpenCL Language	Size
<code>pl_char</code>	<code>char</code>	8-bit
<code>pl_uchar</code>	<code>unsigned char</code>	8-bit
<code>pl_short</code>	<code>short</code>	16-bit
<code>pl_ushort</code>	<code>unsigned short</code>	16-bit
<code>pl_int</code>	<code>int</code>	32-bit
<code>pl_uint</code>	<code>unsigned int</code>	32-bit
<code>pl_long</code>	<code>long</code>	64-bit
<code>pl_ulong</code>	<code>unsigned long</code>	64-bit
<code>pl_float</code>	<code>float</code>	32-bit
<code>pl_half</code>	<code>half</code>	16-bit
<code>pl_double</code>	<code>double</code> (if supported)	64-bit

Table 4.7: Data Types: OpenCL-like Basic data types

In addition a boolean enumerate type is defined. It can be set to “PL\_TRUE” or “PL\_FALSE”.

Data Type	Values
<code>pl_bool</code>	PL_TRUE or PL_FALSE

Table 4.8: Data Types: Boolean enumerator

### 4.3.3 OpenCL-like Components Data Types

In SimplePL the main components are bitfile, kernel, device memory and buffer. These components have their own data types. Some of them have a similar definition to OpenCL but others does not exists on OpenCL (like bitfile).

Components Data Type	Description
<code>pl_bitfile</code>	Reference to a loaded bitfile
<code>pl_kernel</code>	Reference to a bitfile’s kernel
<code>pl_memory</code>	Reference to a bitfile’s or system’s memory
<code>pl_buffer</code>	Reference to a buffer on a memory

Table 4.9: Data Types: Components data types

## 4.4 Application Programming Interface

In this section we will describe in detailed SimplePL’s API.

### 4.4.1 Bitfile functions

#### `plInitDevice`

Used to initialize SimplePL Library

```
pl_int plInitDevice ()
```

## Notes

The initialization process of SimplePL includes the following actions:

- Check permissions to the `/dev/xdevcfg` device

- Open `/dev/mem` device

- Initialize `/dev/udmabufX` buffers if available as system memory

## Errors

**plInitDevice** returns `PL_SUCCESS` if it was executed successfully. Otherwise, one of the errors bellow will be returned:

- `PL_XDEVCFG_NOT_FOUND` if `/dev/xdevcfg` was not found

- `PL_XDEVCFG_NO_WRITE_PERMISSION` if you have not write permissions on the `/dev/xdevcfg`

- `PL_OPEN_DEVMEM_FAILED` if the library failed the open `/dev/mem`

## plGetBitfileInfo

Used to load a bitfile description file information on a `pl_bitfile` object

```
pl_int plGetBitfileInfo (pl_bitfile* bitfile,  
                        const char* path,  
                        const char* name)
```

## Parameters

**bitfile**

A pointer to a `pl_bitfile` object. If the function returns `PL_SUCCESS` this object will contain the information of your bitfile.

**path**

Path to the folder that includes the bitfile and the bitfile description file

**name**

Name of the bitfile and the bitfile description file without the file extension.

## Notes

The bitfile should be in `"{path}{name}.bit"` and the bitfile description file in `"{path}{name}.json"`, where `"{path}"` is the value of `"path"` parameter and `"{name}"` is the value of `"name"` parameter. These paths can be relative paths.

## Errors

**plGetBitfileInfo** returns `PL_SUCCESS` if it was executed successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_bitfile` was `NULL`

`PL_FILE_NOT_FOUND` if “`{path}{name}.bit`” or “`{path}{name}.json`” file was not found.

`PL_FILE_PERMISSIONS_ERROR` if “`{path}{name}.bit`” or “`{path}{name}.json`” file could not be accessed.

`PL_NOT_ENOUGH_MEMORY` if there was not enough memory to load bitfile description file’s contents

`PL_FILE_INVALID_FORMAT` if bitfile description file failed to be parsed

## plBitfileInitialize

Used to intialize a bitfile programed on the PL.

```
pl_int plBitfileInitialize (pl_bitfile bitfile,  
                           pl_mask mask)
```

### Parameters

`bitfile`

The `pl_bitfile` object to initialize.

`mask`

A mask to define which components inside the bitfiles to be initialized. The available masks are:

Mask	Description
<code>PL_BITFILE_INIT_ALL</code>	Initialize all bitfile’s components
<code>PL_BITFILE_INIT_KERNELS</code>	Initialize all bitfile’s kernels
<code>PL_BITFILE_INIT_MEMORIES</code>	Initialize all bitfile’s memories

### Notes

This function initialize all needed data of a programmed bitfile and its components. We usually use as a `mask` the `PL_BITFILE_INIT_ALL`.

This function focus on initializing the bitfile, thus, any error produced by the initialization of any of the component, is ignored.

### Errors

**plBitfileInitialize** returns `PL_SUCCESS` if the bitfile was already initialized or if it was initialized successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_bitfile` was `NULL`

`PL_NOT_PROGRAMED` if bitfile seems not to be programed on the PL.

## plBitfileRelease

Used to initialize a bitfile programed on the PL.

```
pl_int plBitfileRelease (pl_bitfile bitfile)
```

### Parameters

`bitfile`

The `pl_bitfile` object to be released.

### Notes

This function disables the bitfile and its components (kernel and memories) and frees all the allocated objects.

### Errors

**plBitfileRelease** returns `PL_SUCCESS` if the bitfile was released successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_bitfile` was `NULL`

## plProgram

Used to program the PL with a bitfile

```
pl_int plProgram (pl_bitfile bitfile)
```

### Parameters

`bitfile`

The `pl_bitfile` object to be programed on the PL.

### Notes

This function also increase the `ProgramedID` and saves a copy of it on the `pl_bitfile` object it just programed on the PL.

### Errors

**plProgram** returns `PL_SUCCESS` if the PL was programed successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_bitfile` was `NULL`

`PL_XDEVCFG_WRITE_FAILED` if the library failed to write the bitfile to the `xdevcfg` driver.

`PL_XDEVCFG_PROGRAM_FAILED` if the PL programming failed.

## plIsProgramed

Used to check if this was the last bitfile to be programmed on the PL.

```
pl_bool plIsProgramed (pl_bitfile bitfile)
```

### Parameters

`bitfile`

The `pl_bitfile` object to check if is programmed.

### Notes

This function does not check the PL is there is an other bitfile programmed, it compares the `bitfile`'s `programedID` with the last `programedID`. `ProgramedID` is an increment that increases every time the application programs the PL. The programmed `pl_bitfile` keeps a copy of the `programedID` at the time.

### Returns

`plIsProgramed` returns `PL_TRUE` if this was the last bitfile to be programmed on the PL. Otherwise, returns `PL_FALSE`.

## 4.4.2 Memory functions

### **plMemoryInitialize**

Intialize a `pl_memory` object.

```
pl_int plMemoryInitialize (pl_memory memory)
```

### Parameters

`memory`

The `pl_memory` object to initialize.

### Notes

It maps memory's address into virtual address and prepare it for use. This function is called for each memory by the `plBitfileInitialize` function if memories initialization is covered by the mask.

### Errors

`plMemoryInitialize` returns `PL_SUCCESS` if the memory was already initialized or if it was initialized successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_memory` was `NULL`

`PL_NOT_PROGRAMED` if parent bitfile seems not to be programed on the PL.

`PL_NOT_VALID` if memory's description was not valid and thus could

not be loaded  
PL\_MEMORY\_MAP\_FAILED if the physical address of the memory failed  
to be mapped on a virtual

## plMemoryRelease

Release a `pl_memory` object.

```
pl_int plMemoryRelease (pl_memory memory)
```

### Parameters

`memory`

The `pl_memory` object to be released.

### Notes

This function disables the memory and frees all the allocated objects.  
This function is called for each memory by the `plBitfileRelease` function.

### Errors

`plMemoryRelease` returns `PL_SUCCESS` if the memory was released successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_memory` was `NULL`

`PL_MEMORY_UNMAP_FAILED` if the virtual address of the memory failed  
to be unmapped

## plGetSysMemoryByIndex

Get a system's memory (a memory on the main system memory).

```
pl_memory plGetSysMemoryByIndex (size_t index)
```

### Parameters

`index`

The number of memory to get. You will get the `indexth` system's  
memory.

### Notes

System memories are provided by the `udmabuf` kernel module. You can  
create up to 4 memories buffers when you insert the module.

### Errors

**plGetSysMemoryByIndex** returns the `pl\_memory` object of the system memory you asked. Otherwise, it will return `NULL` if the memory was not found.

## plGetMemoryByIndex

Get a bitfile's memory (a memory on the PL) based on its index on the kernel list.

```
pl_memory plGetMemoryByIndex (pl_bitfile bitfile,  
                               size_t index)
```

### Parameters

`bitfile`

The bitfile that includes the memory.

`index`

The number of memory to get. You will get the `index`<sup>th</sup> memory of the bitfile.

### Notes

-

### Errors

**plGetMemoryByIndex** returns the `pl_memory` object of the bitfile's memory you asked. Otherwise, it will return `NULL` if the memory was not found or if the `bitfile` parameter was `NULL`.

## plGetMemoryByName

Get a bitfile's memory (a memory on the PL) based on its name.

```
pl_memory plGetMemoryByName (pl_bitfile bitfile,  
                              char* name)
```

### Parameters

`bitfile`

The bitfile that includes the memory.

`name`

The name of the memory to get.

### Notes

The name of each memory is declared on the bitfile description file.

### Errors



**plGetMemoryByName** returns the `pl_memory` object of the bitfile's memory you asked. Otherwise, it will return `NULL` if the memory was not found or if the `bitfile` parameter was `NULL`.

## **plClearMemory**

Clear the memory but resetting the stack pointer of a memory.

```
pl_int plClearMemory (pl_memory memory)
```

### **Parameters**

`memory`  
The memory to clear.

### **Notes**

This function only resets the stack pointer of the memory, so that new buffers will be created from the start of the memory.

### **Errors**

**plClearMemory** returns `PL_SUCCESS` if the memory was cleared successfully. Otherwise, one of the errors below will be returned:  
`PL_NULL_POINTER` if `pl_memory` was `NULL`

## **4.4.3 Buffer functions**

## **plCreateBuffer**

Create a buffer on a memory.

```
pl_buffer plCreateBuffer (pl_memory memory,  
                          size_t size,  
                          pl_int *errcode_ret)
```

### **Parameters**

`memory`  
The memory inside which the buffer will be created.  
`size`  
The size of the buffer to be created in bytes.  
`errcode_ret`  
This will be `PL_SUCCESS` if where was no error or will have an error code if an error occurred.

### **Notes**

The size of the buffer will be changed to the next multiple of 4, so that it matches exactly on the addresses.

The buffer will be created on the specified memory on the address:

`{memory base address}+{offset}`

where offset is the stack pointer of the memory. Then the stack pointer will be increased with the size value of the buffer.

The library holds a list of all the buffers created, to recognize when a buffer is given as a kernel parameter. Thus, if no error occurred, this buffer will be added on the list.

## Errors

**plCreateBuffer** returns a `pl_buffer` object if the buffer was created successfully. Otherwise, returns NULL and the `errcode_ret` parameter will have one of the errors bellow:

PL\_NOT\_READY if memory is not initialized

PL\_NOT\_ENOUGH\_MEMORY if the requested size can not be allocated

## plReleaseBuffer

Release a `pl_memory` object.

```
pl_int plReleaseBuffer (pl_buffer buffer)
```

## Parameters

`buffer`

The `pl_buffer` object to be released.

## Notes

This function release the buffer's memory. It also removes the buffer from library's the buffers list.

## Errors

**plReleaseBuffer** returns PL\_SUCCESS if the memory was released successfully. Otherwise, one of the errors bellow will be returned:

PL\_NULL\_POINTER if `pl_buffer` was NULL

## plWriteBuffer

Write data to the device buffer

```
pl_int plWriteBuffer (pl_buffer buffer,
                      size_t offset,
                      size_t size,
                      const void *ptr)
```

## Parameters

**buffer**  
The `pl_buffer` object to write to.

**offset**  
The offset in the buffer to write to, in bytes.

**size**  
The size of the data to write, in bytes.

**ptr**  
The pointer to the buffer where data is to be written from.

## Notes

This functions memory copies data from the `ptr` to the `buffer`.

## Errors

**plWriteBuffer** returns `PL_SUCCESS` if the memory copy was successfully.  
Otherwise, one of the errors bellow will be returned:  
`PL_NULL_POINTER` if `pl_buffer` was `NULL`

## plReadBuffer

Read data from the device buffer

```
pl_int plReadBuffer (pl_buffer buffer,
                     size_t offset,
                     size_t size,
                     const void *ptr)
```

## Parameters

**buffer**  
The `pl_buffer` object to read from.

**offset**  
The offset in the buffer to read from, in bytes.

**size**  
The size of the data to read, in bytes.

**ptr**  
The pointer to the buffer where data is to be read to.

## Notes

This functions memory copies data from the `buffer` to the `ptr`.

### Errors

`plReadBuffer` returns `PL_SUCCESS` if the memory copy was successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_buffer` was `NULL`

## 4.4.4 Kernel functions

### `plKernelInitialize`

Intialize a `pl_kernel` object.

```
pl_int plKernelInitialize (pl_kernel kernel)
```

### Parameters

`kernel`

The `pl_kernel` object to initialize.

### Notes

It maps kernel's address into virtual address and prepare it for use. This function is called for each kernel by the `plBitfileInitialize` function if kernels initialization is covered by the mask.

### Errors

`plKernelInitialize` returns `PL_SUCCESS` if the kernel was already initialized or if it was initialized successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_memory` was `NULL`

`PL_NOT_PROGRAMED` if parent bitfile seems not to be programed on the PL.

`PL_NOT_VALID` if kernel's description was not valid and thus could not be loaded

`PL_MEMORY_MAP_FAILED` if the physical address of the kernel failed to be mapped on a virtual

### `plKernelRelease`

Release a `pl_kernel` object.

```
pl_int plKernelRelease (pl_kernel kernel)
```

## Parameters

`kernel`

The `pl_kernel` object to be released.

## Notes

This function disables the kernel and frees all the allocated objects. This function is called for each kernel by the `plBitfileRelease` function.

## Errors

`plKernelRelease` returns `PL_SUCCESS` if the kernel was released successfully. Otherwise, one of the errors below will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_MEMORY_UNMAP_FAILED` if the virtual address of the kernel failed to be unmapped

## `plGetKernelByIndex`

Get a bitfile's kernel based on its index on the kernel list.

```
pl_kernel plGetKernelByIndex (pl_bitfile bitfile,  
                               size_t index)
```

## Parameters

`bitfile`

The bitfile that includes the kernel.

`index`

The number of kernel to get. You will get the `index`<sup>th</sup> kernel of the bitfile.

## Notes

-

## Errors

`plGetKernelByIndex` returns the `pl_kernel` object of the bitfile's kernel you asked. Otherwise, it will return `NULL` if the kernel was not found or if the `bitfile` parameter was `NULL`.

## `plGetKernelByName`

Get a bitfile's kernel based on its name.

```
pl_kernel plGetKernelByName (pl_bitfile bitfile,  
                              char* name)
```

## Parameters

**bitfile**

The bitfile that includes the kernel.

**name**

The name of the kernel to get.

## Notes

The name of each kernel is declared on the bitfile description file.

## Errors

**plGetKernelByName** returns the `pl_kernel` object of the bitfile's kernel you asked. Otherwise, it will return `NULL` if the kernel was not found or if the `bitfile` parameter was `NULL`.

# plSetKernelGlobalInterrupt

Set the global interrupt of a kernel.

```
pl_int plSetKernelGlobalInterrupt (pl_kernel kernel,
                                   pl_bool type)
```

## Parameters

**kernel**

The target `pl_kernel` object.

**type**

The type of the action. Can take the value of:

Action	Description
PL_ENABLE	Enable the global interrupt
PL_DISABLE	Disable the global interrupt

## Notes

This function enables or disables the global interrupt of each compute unit (IP core) of the kernel.

## Errors

**plSetKernelGlobalInterrupt** returns `PL_SUCCESS` if the global interrupt was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_VALID` if global interrupt offset was not set on bitfile description file

`PL_FAILED` if the type given was not valid

## plSetKernelComputeUnitGlobalInterrupt

Set the global interrupt of a compute unit (IP core).

```
pl_int plSetKernelComputeUnitGlobalInterrupt (pl_kernel kernel,
                                              size_t index,
                                              pl_bool type)
```

### Parameters

**kernel**

The target `pl_kernel` object.

**index**

Target the `index`<sup>th</sup> compute unit.

**type**

The type of the action. Can take the value of:

Action	Description
PL_ENABLE	Enable the global interrupt
PL_DISABLE	Disable the global interrupt

### Notes

This function enables or disables the global interrupt of the `index`<sup>th</sup> compute unit (IP core) of the kernel.

### Errors

**plSetKernelComputeUnitGlobalInterrupt** returns `PL_SUCCESS` if the global interrupt was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_VALID` if global interrupt offset was not set on bitfile description file

`PL_NOT_FOUND` if compute unit was not found

`PL_FAILED` if the type given was not valid

## plSetKernelInterrupt

Set the IP interrupt of a kernel.

```
pl_int plSetKernelInterrupt (pl_kernel kernel,
                             pl_bool type,
                             pl_mask mask)
```

## Parameters

**kernel**

The target `pl_kernel` object.

**type**

The type of the action. Can take the value of:

Action	Description
PL_ENABLE	Enable the IP interrupt of the mask
PL_DISABLE	Disable the IP interrupt of the mask

**mask**

The mask value to apply.

## Notes

This function enables or disables the interrupt of each compute unit (IP core) of the kernel. The mask specify the bits to be enabled or disabled.

## Errors

**plSetKernelInterrupt** returns `PL_SUCCESS` if the interrupt was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_VALID` if interrupt offset was not set on bitfile description file

`PL_FAILED` if the type given was not valid

## plSetKernelComputeUnitInterrupt

Set the interrupt of a compute unit (IP core).

```
pl_int plSetKernelComputeUnitInterrupt (pl_kernel kernel,
                                         size_t index,
                                         pl_bool type,
                                         pl_mask mask)
```

## Parameters

**kernel**

The target `pl_kernel` object.



**index**

Target the **index**<sup>th</sup> compute unit.

**type**

The type of the action. Can take the value of:

Action	Description
PL_ENABLE	Enable the interrupt
PL_DISABLE	Disable the interrupt

**mask**

The mask value to apply.

## Notes

This function enables or disables the interrupt of the **index**<sup>th</sup> compute unit (IP core) of the kernel. The mask specify the bits to be enabled or disabled.

## Errors

**plSetKernelComputeUnitInterrupt** returns **PL\_SUCCESS** if the interrupt was set successfully. Otherwise, one of the errors bellow will be returned:

**PL\_NULL\_POINTER** if **pl\_kernel** was **NULL**

**PL\_NOT\_PROGAMED** if the bitfile seems not to be programed on the PL

**PL\_NOT\_READY** if the kernel was not initialized

**PL\_NOT\_VALID** if interrupt offset was not set on bitfile description file

**PL\_NOT\_FOUND** if compute unit was not found

**PL\_FAILED** if the type given was not valid

## plSetKernelArg

Set a kernel's argument.

```
pl_int plSetKernelArg (pl_kernel kernel,
                       pl_uint arg_index,
                       size_t arg_size,
                       const void *arg_value)
```

## Parameters

**kernel**

The target **pl\_kernel** object.

**arg\_index**

Target the **arg\_index**<sup>th</sup> kernel argument.

**arg\_size**

Size of the value in bytes. Usually just a sizeof the value's data type (`sizeof({data_type})`).

`arg_value`

The value to set on the argument.

## Notes

This function sets the value argument on each compute unit. If the argument is a buffer, the physical address of the buffer should be set. This is why this function check is the argument is a buffer (searches the value on the buffer list) and if found, it uses the buffer's physical address as a value. If the size of the argument is bigger than an address size, the required addresses will be written.

## Errors

`plSetKernelArg` returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_FOUND` if the argument was not found

`PL_NOT_VALID` if argument was invalid on bitfile description file

## `plSetKernelComputeUnitArg`

Set a kernel's argument, on a single compute unit.

```
pl_int plSetKernelComputeUnitArg (pl_kernel kernel,
                                   size_t index,
                                   pl_uint arg_index,
                                   size_t arg_size,
                                   const void *arg_value)
```

## Parameters

`kernel`

The target `pl_kernel` object.

`index`

Target the `indexth` compute unit.

`arg_index`

Target the `arg_indexth` kernel argument.

`arg_size`

Size of the value in bytes. Usually just a sizeof the value's data type (`sizeof({data_type})`).

`arg_value`

The value to set on the argument.

## Notes

This function sets the value argument on the selected compute unit. If the argument is a buffer, the physical address of the buffer should be set. This is why this function check is the argument is a buffer (searches the value on the buffer list) and if found, it uses the buffer's physical address as a value. If the size of the argument is bigger than an address size, the required addresses will be written.

## Errors

`plSetKernelComputeUnitArg` returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_FOUND` if the argument or the compute unit was not found

`PL_NOT_VALID` if argument was invalid on bitfile description file

## `plSetKernelArgByName`

Set a kernel's argument.

```
pl_int plSetKernelArgByName (pl_kernel kernel,
                             const char *name,
                             size_t arg_size,
                             const void *arg_value)
```

## Parameters

`kernel`

The target `pl_kernel` object.

`name`

Target the kernel argument with this name.

`arg_size`

Size of the value in bytes. Usually just a `sizeof` of the value's data type (`sizeof({data_type})`).

`arg_value`

The value to set on the argument.

## Notes

The name of each argument is declared on the bitfile description file. This function search the argument with the given name, and then calls

`plSetKernelArg` with its index. Also, this function sets the value argument on each compute unit. If the argument is a buffer, the physical address of the buffer should be set. This is why this function check is the argument is a buffer (searches the value on the buffer list) and if found, it uses the buffer's physical address as a value. If the size of the argument is bigger than an address size, the required addresses will be written.

## Errors

`plSetKernelArgByName` returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_FOUND` if the argument was not found

`PL_NOT_VALID` if argument was invalid on bitfile description file

## `plSetKernelComputeUnitArgByName`

Set a kernel's argument, on a single compute unit.

```
pl_int plSetKernelComputeUnitArgByName (pl_kernel kernel,
                                         size_t index,
                                         const char *name,
                                         size_t arg_size,
                                         const void *arg_value)
```

## Parameters

`kernel`

The target `pl_kernel` object.

`index`

Target the `index`<sup>th</sup> compute unit.

`name`

Target the kernel argument with this name.

`arg_size`

Size of the value in bytes. Usually just a `sizeof` the value's data type (`sizeof({data_type})`).

`arg_value`

The value to set on the argument.

## Notes

The name of each argument is declared on the bitfile description file. This function sets the value argument on the selected compute unit. If

the argument is a buffer, the physical address of the buffer should be set. This is why this function check is the argument is a buffer (searches the value on the buffer list) and if found, it uses the buffer's physical address as a value. If the size of the argument is bigger than an address size, the required addresses will be written.

## Errors

**plSetKernelComputeUnitArgByName** returns **PL\_SUCCESS** if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

- PL\_NULL\_POINTER** if **pl\_kernel** was **NULL**
- PL\_NOT\_PROGRAMED** if the bitfile seems not to be programed on the PL
- PL\_NOT\_READY** if the kernel was not initialized
- PL\_NOT\_FOUND** if the argument or the compute unit was not found
- PL\_NOT\_VALID** if argument was invalid on bitfile description file

## plSetKernelGroupIds

**THIS FUNCTION IS NOT YET CLEAR, ON HOW TO BE USED**  
Set a kernel's group ids.

```
pl_int plSetKernelGroupIds (pl_kernel kernel,
                             pl_uint x,
                             pl_uint y,
                             pl_uint z)
```

## Parameters

- kernel**  
The target **pl\_kernel** object.
- x**  
The id for the 1<sup>st</sup> dimension.
- y**  
The id for the 2<sup>nd</sup> dimension.
- z**  
The id for the 3<sup>rd</sup> dimension.

## Notes

This function schedules compute units. This function can be used to set the group ids on all the compute units. The group id of each compute unit will be **TODO** were **index** is the number of the compute unit. Usually we use: **x = 0**, **y = 0**, **z = 0** to assign different work-groups on each compute unit.

## Errors

**plSetKernelGroupIds** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_FOUND` if the group information was not found

## plSetKernelComputeUnitGroupIds

Set a kernel's group ids, on a single compute unit.

```
pl_int plSetKernelComputeUnitGroupIds (pl_kernel kernel,
                                         size_t index,
                                         pl_uint x,
                                         pl_uint y,
                                         pl_uint z)
```

## Parameters

`kernel`

The target `pl_kernel` object.

`index`

Target the `index`<sup>th</sup> compute unit.

`x`

The id for the 1<sup>st</sup> dimension.

`y`

The id for the 2<sup>nd</sup> dimension.

`z`

The id for the 3<sup>rd</sup> dimension.

## Notes

This function can be used to set the group ids on a single compute unit. Usually we would use this function to manually schedule the compute units. If for example we have a 1 dimension kernel with global size 64 and 2 compute units with work-group-size of 32 process elements, the first compute unit can execute the work-group 0, 0, 0 and the second compute unit the work-group 1, 0, 0.

## Errors

**plSetKernelComputeUnitGroupIds** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

PL\_NULL\_POINTER if `pl_kernel` was NULL  
PL\_NOT\_PROGRAMED if the bitfile seems not to be programed on the PL  
PL\_NOT\_READY if the kernel was not initialized  
PL\_NOT\_FOUND if the group information or the compute unit was not found

## **plSetKernelGlobalOffsets**

Set a kernel's global offset.

```
pl_int plSetKernelGlobalOffsets (pl_kernel kernel,  
                                pl_uint x,  
                                pl_uint y,  
                                pl_uint z)
```

### **Parameters**

`kernel`  
The target `pl_kernel` object.

`x`  
The offset for the 1<sup>st</sup> dimension.

`y`  
The offset for the 2<sup>nd</sup> dimension.

`z`  
The offset for the 3<sup>rd</sup> dimension.

### **Notes**

This function can be used to set the global offset on all the compute units. By setting a global offset, all the buffer arguments addresses will increased by the offset.

### **Errors**

**plSetKernelGlobalOffsets** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

PL\_NULL\_POINTER if `pl_kernel` was NULL  
PL\_NOT\_PROGRAMED if the bitfile seems not to be programed on the PL  
PL\_NOT\_READY if the kernel was not initialized  
PL\_NOT\_FOUND if the group information was not found

## **plSetKernelComputeUnitGlobalOffsets**

Set a kernel's global offset, on a single compute unit.

```
pl_int plSetKernelComputeUnitGlobalOffsets (pl_kernel kernel,
                                             size_t index,
                                             pl_uint x,
                                             pl_uint y,
                                             pl_uint z)
```

## Parameters

**kernel**  
The target `pl_kernel` object.

**index**  
Target the `index`<sup>th</sup> compute unit.

**x**  
The offset for the 1<sup>st</sup> dimension.

**y**  
The offset for the 2<sup>nd</sup> dimension.

**z**  
The offset for the 3<sup>rd</sup> dimension.

## Notes

This function can be used to set the global offset on all the compute units. By setting a global offset, all the buffer arguments addresses will be increased by the offset.

## Errors

`plSetKernelComputeUnitGlobalOffsets` returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors below will be returned:

- `PL_NULL_POINTER` if `pl_kernel` was `NULL`
- `PL_NOT_PROGRAMED` if the bitfile seems not to be programmed on the PL
- `PL_NOT_READY` if the kernel was not initialized
- `PL_NOT_FOUND` if the group information or the compute unit was not found

### 4.4.5 Kernel Execution functions

#### **plRunTask**

Run a kernel task.



```
pl_int plRunTask (pl_kernel kernel,
                  pl_bool blocking)
```

## Parameters

**kernel**

The target **pl\_kernel** object.

**blocking**

Blocking or non-blocking execution. Can take the value of:

Action	Description
PL_TRUE	Blocking execution
PL_FALSE	Non-blocking execution

## Notes

This function just calls the first compute unit, by running:

```
plRunKernelComputeUnit(kernel, 0, blocking)
```

If non-blocking execution selected, you can wait for it by running:

```
plWaitTask(kernel)
```

## Errors

**plRunTask** returns **PL\_SUCCESS** if the argument was set successfully.

Otherwise, one of the errors bellow will be returned:

**PL\_NULL\_POINTER** if **pl\_kernel** was **NULL**

**PL\_NOT\_PROGRAMED** if the bitfile seems not to be programed on the PL

**PL\_NOT\_READY** if the kernel was not initialized

**PL\_NOT\_FOUND** if the compute unit was not found (impossible)

## plWaitTask

Wait a kernel task.

```
pl_int plWaitTask (pl_kernel kernel)
```

## Parameters

**kernel**

The target **pl\_kernel** object.

## Notes

This function just calls the wait first compute unit, by running:

```
plWaitKernelComputeUnit(kernel, 0)
```

## Errors

**plWaitTask** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

- `PL_NULL_POINTER` if `pl_kernel` was `NULL`
- `PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL
- `PL_NOT_READY` if the kernel was not initialized
- `PL_NOT_FOUND` if the compute unit was not found (impossible)

## plRunKernelComputeUnit

Run a kernel on a compute unit.

```
pl_int plRunKernelComputeUnit (pl_kernel kernel,
                                size_t index,
                                pl_bool blocking)
```

### Parameters

- `kernel`  
The target `pl_kernel` object.
- `index`  
Target the `indexth` compute unit.
- `blocking`  
Blocking or non-blocking execution. Can take the value of:

Action	Description
<code>PL_TRUE</code>	Blocking execution
<code>PL_FALSE</code>	Non-blocking execution

### Notes

If non-blocking execution selected, you can wait for it by running:  
`plWaitKernelComputeUnit(kernel, index)`

### Errors

**plRunKernelComputeUnit** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

- `PL_NULL_POINTER` if `pl_kernel` was `NULL`
- `PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL
- `PL_NOT_READY` if the kernel was not initialized
- `PL_NOT_FOUND` if the compute unit was not found

## plWaitKernelComputeUnit

Wait a kernel's compute unit.

```
pl_int plWaitKernelComputeUnit (pl_kernel kernel,  
                                size_t index)
```

## Parameters

**kernel**  
The target `pl_kernel` object.

**index**  
Target the `index`<sup>th</sup> compute unit.

## Notes

This function just wait the `index`<sup>th</sup> compute unit.

## Errors

**plWaitKernelComputeUnit** returns `PL_SUCCESS` if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was `NULL`  
`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL  
`PL_NOT_READY` if the kernel was not initialized  
`PL_NOT_FOUND` if the compute unit was not found

## plRunNDRangeKernel

Schedule a kernel on all the compute units based on the work-size.

```
pl_int plRunNDRangeKernel (pl_kernel kernel,  
                            pl_uint work_dim,  
                            const size_t *global_work_offset,  
                            const size_t *global_work_size,  
                            pl_bool blocking)
```

## Parameters

**kernel**  
The target `pl_kernel` object.

**work\_dim**  
Number of work dimensions (grater than 0 and less or equal 3).

**global\_work\_offset**  
Array of global offset values. Must have the length of `work_dim` or be `NULL`. If `NULL`, zeros values will be used.

**global\_work\_size**

Array of work size values. Must have the length of `work_dim` or be NULL. If NULL, ones values will be used.

`blocking`

Blocking or non-blocking execution. Can take the value of:

Action	Description
PL_TRUE	Blocking execution
PL_FALSE	Non-blocking execution

## Notes

This function schedules the kernel execution by distributing the work-tasks on all the compute units based on the work-size and the work-group-size of the work-groups. It firsts calculate the tasks, and then distributes them on the compute units. If the tasks are more than the compute units, the functions waits until a task complete and schedule the next one. As mentioned, if compute units are not enough, the function will execute in blocking mode until all the work is scheduled. If non-blocking execution selected, you can wait for it by running:

`plWaitNDRangeKernel(kernel)`

## Errors

`plRunNDRangeKernel` returns `PL_SUCCESS` if execution successful. Otherwise, one of the errors bellow will be returned:

`PL_NULL_POINTER` if `pl_kernel` was NULL

`PL_NOT_PROGRAMED` if the bitfile seems not to be programed on the PL

`PL_NOT_READY` if the kernel was not initialized

`PL_NOT_VALID` if work dimension were not valid

`PL_FAILED` if an unknown error occurred

## plWaitNDRangeKernel

Wait all kernel's compute units.

```
pl_int plWaitNDRangeKernel (pl_kernel kernel)
```

## Parameters

`kernel`

The target `pl_kernel` object.

## Notes

This function just wait all the compute units.

## Errors

**plWaitNDRangeKernel** returns **PL\_SUCCESS** if the argument was set successfully. Otherwise, one of the errors bellow will be returned:

**PL\_NULL\_POINTER** if **pl\_kernel** was **NULL**

**PL\_NOT\_PROGRAMED** if the bitfile seems not to be programed on the PL

**PL\_NOT\_READY** if the kernel was not initialized

#### 4.4.6 Help functions

### **plToolsLoadFileContents**

Get the contents of a file.

```
char* plToolsLoadFileContents (char *filepath)
```

#### **Parameters**

**filepath**

The path to the target file.

#### **Notes**

After usage, the returned string should be released with **free**.

#### **Errors**

**plToolsLoadFileContents** returns the file's contents if successful. Otherwise, it will return a **NULL**.

### **plToolsCopyFileContents**

Copy file contents from source to target.

```
pl_int plToolsCopyFileContents (char *source,  
                                char* target)
```

#### **Parameters**

**source**

The path to the source file.

**target**

The path to the target file.

#### **Notes**

-

#### **Errors**

**plToolsCopyFileContents** returns **PL\_SUCCESS** if execution successful. Otherwise, one of the errors bellow will be returned:

**PL\_FILE\_OPEN\_FAILED** if failed to open source or target file

## 4.5 Comparison of SimplePL with OpenCL

In this section we will compare a program on SimplePL with the same program on OpenCL. The aim of this section is to point out the differences of those two programs and to give you an overview of the library, before we explain it on a deeper level in the upcoming sections.

We will compare the vector addition program, which is a common example for an introduction to OpenCL, thus, we will use it for an introduction to SimplePL. We will not compare kernels, we are focusing in the API similarities and the program flow at this section.

### 4.5.1 Program flow comparison

To start with, let us compare the program flow in titles between OpenCL and SimplePL.

OpenCL	SimplePL
Get Platforms Get Devices	Initialize Device
Create Context Create Command Queue	
Create Program Build Program  Create Kernel	Load bitfile info Program PL Initialize PL Get kernel info
Create Buffers Enqueue Write Buffers	Get Memories Create Buffers Write Buffers
Set Kernel Arguments	Set Kernel Arguments
Enqueue Kernel Execute Wait Command Queue	Execute Kernel
Enqueue Read Buffers	Read Buffers

As we can see, there are not many differences. The initialization changes, in OpenCL you have to select an OpenCL device while on SimplePL you only have one device, as we are currently support only one programmable logic. Also, we are currently do not support command queues and contexts (we kept it simple). Of course, the program loading process changes as we are loading bit-streams.

Now let us check the API calls for the same program flow.

OpenCL API	SimplePL API
clGetPlatformIDs clGetDeviceIDs	plInitDevice
clCreateContext clCreateCommandQueue	
clCreateProgramWithSource clBuildProgram  clCreateKernel	plGetBitfileInfo plProgram plBitfileInitialize plGetKernelByName
clCreateBuffer clEnqueueWriteBuffer	plGetSysMemoryByIndex plCreateBuffer plWriteBuffer
clSetKernelArg	plSetKernelArg
clEnqueueNDRangeKernel clFinish	plRunNDRangeKernel
clEnqueueReadBuffer	plReadBuffer

### 4.5.2 Program source comparison

In this subsection can compare the actual codes, the first code is for OpenCL (you need the kernel source to run it) and the second code is for SimplePL (you need the bitfile and the description file to run it).

Here is the Vector Addition program in OpenCL (simple example with no error checking):

```

1  /*
2  *  Vector Addition in OpenCL
3  *  Based on https://github.com/olcf/vector-addition-tutorials/blob/master/OpenCL/vecAdd.c
4  */
5
6  // Libraries
7  #include <stdio.h>
8  #include <stdlib.h>
9  #include <CL/opencl.h>
10
11 // The kernel source
12 const char *kernel_source = "...";
13 // You need to define the kernel's source code here
14
15 int main() {
16     // Length of vectors
17     cl_uint n = 512;
18
19     // Host input vectors
20     cl_int *h_a;
21     cl_int *h_b;
22     // Host output vector
23     cl_int *h_c;
24
25     // Device input buffers

```

```

26  cl_mem d_a;
27  cl_mem d_b;
28  // Device output buffer
29  cl_mem d_c;
30
31  cl_platform_id cpPlatform;      // OpenCL platform
32  cl_device_id device_id;        // device ID
33  cl_context context;            // context
34  cl_command_queue queue;        // command queue
35  cl_program program;            // program
36  cl_kernel kernel;              // kernel
37
38  // Size, in bytes, of each vector
39  size_t bytes = n * sizeof(cl_int);
40
41  // Allocate memory for each vector on host
42  h_a = (cl_int*) malloc(bytes);
43  h_b = (cl_int*) malloc(bytes);
44  h_c = (cl_int*) malloc(bytes);
45
46  // Init rand
47  time_t t;
48  srand((unsigned) time(&t));
49
50  int i;
51  // Initialize vectors on host
52  for (i = 0; i < n; i++) {
53      h_a[i] = (rand() % 1000);
54      h_b[i] = (rand() % 1000);
55      h_c[i] = 0;
56  }
57
58  size_t globalSize, localSize;
59  cl_int err;
60
61  // Number of work items in each local work group
62  localSize = 64;
63
64  // Number of total work items - localSize must be divisor
65  globalSize = ceil(n/(float)localSize)*localSize;
66
67  // Bind to platform
68  err = clGetPlatformIDs(1, &cpPlatform, NULL);
69
70  // Get ID for the device
71  err = clGetDeviceIDs(cpPlatform, CL_DEVICE_TYPE_GPU, 1, &
device_id, NULL);
72
73  // Create a context
74  context = clCreateContext(0, 1, &device_id, NULL, NULL, &err);
75
76  // Create a command queue
77  queue = clCreateCommandQueue(context, device_id, 0, &err);
78
79  // Create the compute program from the source buffer

```



```

80 program = clCreateProgramWithSource(context, 1, (const char **) &
    kernelSource, NULL, &err);
81
82 // Build the program executable
83 clBuildProgram(program, 0, NULL, NULL, NULL, NULL);
84
85 // Create the compute kernel in the program we wish to run
86 kernel = clCreateKernel(program, "vecAdd", &err);
87
88 // Create the input and output arrays in device memory for our
calculation
89 d_a = clCreateBuffer(context, CL_MEM_READ_ONLY, bytes, NULL, NULL
    );
90 d_b = clCreateBuffer(context, CL_MEM_READ_ONLY, bytes, NULL, NULL
    );
91 d_c = clCreateBuffer(context, CL_MEM_WRITE_ONLY, bytes, NULL,
    NULL);
92
93 // Write our data set into the input array in device memory
94 err = clEnqueueWriteBuffer(queue, d_a, CL_TRUE, 0, bytes, h_a,
    0, NULL, NULL);
95 err |= clEnqueueWriteBuffer(queue, d_b, CL_TRUE, 0, bytes, h_b,
    0, NULL, NULL);
96
97 // Set the arguments to our compute kernel
98 err = clSetKernelArg(kernel, 0, sizeof(cl_mem), &d_a);
99 err |= clSetKernelArg(kernel, 1, sizeof(cl_mem), &d_b);
100 err |= clSetKernelArg(kernel, 2, sizeof(cl_mem), &d_c);
101 err |= clSetKernelArg(kernel, 3, sizeof(cl_uint), &n);
102
103 // Execute the kernel over the entire range of the data set
104 err = clEnqueueNDRangeKernel(queue, kernel, 1, NULL, &globalSize,
    &localSize, 0, NULL, NULL);
105
106 // Wait for the command queue to get serviced before reading back
results
107 clFinish(queue);
108
109 // Read the results from the device
110 clEnqueueReadBuffer(queue, d_c, CL_TRUE, 0, bytes, h_c, 0, NULL,
    NULL );
111
112 // Release OpenCL resources
113 clReleaseMemObject(d_a);
114 clReleaseMemObject(d_b);
115 clReleaseMemObject(d_c);
116 clReleaseProgram(program);
117 clReleaseKernel(kernel);
118 clReleaseCommandQueue(queue);
119 clReleaseContext(context);
120
121 // Release host memory
122 free(h_a);
123 free(h_b);
124 free(h_c);

```

```

125
126     return EXIT_SUCCESS;
127 }

```

Listing 4.1: Vector Addition in OpenCL

Below is the same Vector Addition program in SimplePL (again, simple example with no error checking):

```

1  /*
2   * Vector Addition in SimplePL
3   * Based on https://github.com/olcf/vector-addition-tutorials/blob/master/OpenCL/vecAdd.c
4   */
5
6  // Libraries
7  #include <stdio.h>
8  #include <stdlib.h>
9  #include "simplePL.h"
10
11 // The bitfile path
12 const char *bitfile_path = "...";
13 // You need to add the path to the bitstream and the description file
14 // here
15
16 int main() {
17     // Length of vectors
18     pl_uint n = 512;
19
20     // Host input vectors
21     pl_int *h_a;
22     pl_int *h_b;
23     // Host output vector
24     pl_int *h_c;
25
26     // Device input buffers
27     pl_buffer d_a;
28     pl_buffer d_b;
29     // Device output buffer
30     pl_buffer d_c;
31
32     pl_bitfile plBitfile;           // the bitstream object
33     pl_kernel kernel;               // kernel
34     pl_memory sysmemory;            // system memory for big buffers
35
36     // Size, in bytes, of each vector
37     size_t bytes = n * sizeof(pl_int);
38
39     // Allocate memory for each vector on host
40     h_a = (pl_int*) malloc(bytes);
41     h_b = (pl_int*) malloc(bytes);
42     h_c = (pl_int*) malloc(bytes);
43
44     // Init rand
45     time_t t;
46     srand((unsigned) time(&t));

```

```

46
47 int i;
48 // Initialize vectors on host
49 for (i = 0; i < n; i++) {
50     h_a[i] = (rand() % 1000);
51     h_b[i] = (rand() % 1000);
52     h_c[i] = 0;
53 }
54
55 size_t globalSize, localSize;
56 pl_int err;
57
58 // Number of total work load
59 size_t global = n;
60
61 // Init device
62 err = plInitDevice();
63
64 // Get bitfile info
65 err = plGetBitfileInfo(&plBitfile, bitfile_path, "vadd");
66
67 // Program pl
68 err = plProgram(plBitfile);
69
70 // Initialize bitfile
71 err = plBitfileInitialize(plBitfile, PL_BITFILE_INIT_ALL);
72
73 // Get kernel
74 kernel = plGetKernelByName(plBitfile, "vadd_int");
75
76 // Get sysmemory
77 sysmemory = plGetSysMemoryByIndex(0);
78
79 // Disable global interrupt
80 err = plSetKernelGlobalInterrupt(kernel, PL_DISABLE);
81
82 // Create the input and output arrays in device memory for our
83 // calculation
84 d_a = plCreateBuffer(sysmemory, bytes, &err);
85 d_b = plCreateBuffer(sysmemory, bytes, &err);
86 d_c = plCreateBuffer(sysmemory, bytes, &err);
87
88 // Copy data to device
89 err = plWriteBuffer(d_a, 0, bytes, h_a);
90 err |= plWriteBuffer(d_b, 0, bytes, h_b);
91
92 // Set parameters
93 err = plSetKernelArg(kernel, 0, sizeof(pl_buffer), (void *) &d_a);
94 err |= plSetKernelArg(kernel, 1, sizeof(pl_buffer), (void *) &d_b);
95 err |= plSetKernelArg(kernel, 2, sizeof(pl_buffer), (void *) &d_c);
96 err |= plSetKernelArg(kernel, 3, sizeof(pl_uint), (void *) &n);

```

```

97 // Run kernel (Blocking)
98 err = plRunNDRangeKernel(kernel, 1, NULL, &global, PL_TRUE);
99
100 // Copy data from device
101 err = plReadBuffer(d_c, 0, bytes, h_c);
102
103 // Release SimplePL resources
104 plReleaseBuffer (d_a);
105 plReleaseBuffer (d_b);
106 plReleaseBuffer (d_c);
107 plBitfileRelease (plBitfile); // This also releases kernels and
    memories
108
109 // Release host memory
110 free(h_a);
111 free(h_b);
112 free(h_c);
113
114 return EXIT_SUCCESS;
115 }

```

Listing 4.2: Vector Addition in SimplePL

## 5 Results

In this section, we will analyze some of the results we got from the demos we created to test our system.

We will present you some timings we recorded for various tasks. Please note that all these timings were recorded on our test-bench system, a “Zedboard“ development board (Zynq-7000 ARM/FPGA SoC based), which is not a state of the art FPGA board. The following timings were recorded by running a simple matrix multiplication kernel (mmult) which can be found on the Appendix section. In order to minimize external interference, we are focusing on the minimum timings recorded for each task during the benchmark, thus, the best performance we got (not the average), we do though mentions average and maximum timings where needed.

To record the timings, we executed 100 times each kernel with a 10 ms pause between each execution. The timing recording were implemented on C, inside the application’s source code, with the use of a small C library we created, named “benchtimer“. This library was initially created for the benchmarks we executed on CPU/GPU devices that you can see on a later chapter.

### 5.1 Program PL

In order to use an HLS OpenCL kernel, we first have to download the bitfile that contains it on the FPGA. This process can be compared with the “build program“ process of the OpenCL, where we build our OpenCL kernels from source on runtime.

We recorded the “program time“ as the time to execute the following SimplePL functions:

```
plGetBitfileInfo  
plProgram  
plBitfileInitialize  
plGetKernelByName
```

So, we first load and parse the Bitfile Description File. Then, we load the bitfile part by part on a buffer and write it on the PL program driver. Next, we initialize the bitfile’s components and lastly get the kernel by name.




Figure 5.1: Minimum program time of a bitstream in SimplePL (lower is better)

Matrices Sizes	Min	Avg	Max
4x4 * 4x4	0.306580	0.315163	0.351515
16x16 * 16x16	0.307357	0.314225	0.328299
32x32 * 32x32	0.307616	0.313604	0.325809
64x64 * 64x64	0.305072	0.316196	0.53134
128x128 * 128x128	0.306261	0.314989	0.322085
256x256 * 256x256	0.309996	5.981321	22.825676
512x512 * 512x512	0.302770	0.971742	4.439915

Figure 5.2: Program time (in secs) of a bitstream using SimplePL

These results were recorded on a “SanDisk Ultra 16GB Ultra Micro SDHC UHS-I Class 10“ which features up to 80 MB/s transfer speeds. We can see that the PL program takes about 300 ms to 320 ms, but in some cases up to 22 secs. This was caused by the fact that, the PL program driver was trying to allocate contiguous memory for the bitstream and this process some times failed with an error:

```
alloc_contig_range: [<hex>, <hex>) PFNs busy
```

It may be a bug or just random behavior. Usually it works with no problems.

This timings are affected by the read speed of the SD card we used on our system. As an example we inserted a faster SD card on the system, the “Sandisk Extreme Pro SDXC U3 UHS-I“ which features up to 95 MB/s read speeds. With

the new faster SD card, we recorded PL programming timing from 280 ms to 290 ms.

We had to find out the real PL program time. So we recorded the time to program the FPGA with the bitstream already loaded on the memory. Here are the timings we got.

Matrices Sizes	Min	Avg	Max
4x4 * 4x4	0.182700	0.186153	0.194504
16x16 * 16x16	0.182737	0.187814	0.194330
32x32 * 32x32	0.185373	0.188375	0.193493
64x64 * 64x64	0.182714	0.186459	0.195363
128x128 * 128x128	0.182221	0.189059	0.194191
256x256 * 256x256	0.183090	0.189009	0.201151

Figure 5.3: Raw PL program time (in secs) (data)




Figure 5.4: PL program times (lower is better)

## 5.2 Data transfer

As we explained on a previous section, the OpenCL model describes one host memory and one device memory. Data from the host memory has to be moved

to the device memory for a kernel to be able to access them and vice versa to be able to get the results.

In this point we have to remind you that in SimplePL, we have 2 types of device memories based on where the memory is physically located. We can create device buffers on the main memory of our system or on BRAMs inside our FPGA. Buffers on the main memory can be bigger as BRAMs size is limited.

We recorded the “send data time” as the time to write the data on the buffers and set the kernel arguments, so the following SimplePL functions:

```
plWriteBuffer
plSetKernelArg
```

The charts below show the data transfer from host to the device, using parts of the system’s memory as device memory. Hence, this are timings to transfer data inside the system’s memory.




Figure 5.5: Send data times  $2 \cdot \text{Size} \cdot \text{Size} \cdot 4 + 6 \cdot 4$  bytes (lower is better)



Matrices Sizes	Size	Min	Avg	Max
4x4 * 4x4	152 B	0.000023	0.000024	0.000038
16x16 * 16x16	~ 2 KB	0.000043	0.000051	0.00006
32x32 * 32x32	~ 8 KB	0.000125	0.000128	0.00014
64x64 * 64x64	~ 32 KB	0.000379	0.000382	0.000421
128x128 * 128x128	~ 128 KB	0.001448	0.001456	0.001562
256x256 * 256x256	~ 512 KB	0.005763	0.00583	0.006169
512x512 * 512x512	~ 2 MB	0.023201	0.023245	0.024641

Figure 5.6: Send data times (in secs)  $2 \times \text{Size} \times \text{Size} \times 4 + 6 \times 4$  bytes (data)

We get similar results for the reverse data transfer. Again this is moving data inside the system's memory. We recorded the "receive data time" as the time to read the results data on a buffer, so the following SimplePL function:

plReadBuffer




Figure 5.7: Receive data times  $\text{Size} \times \text{Size} \times 4$  bytes (lower is better)

Matrices Sizes	Size	Min	Avg	Max
4x4 * 4x4	64 B	0.000002	0.000002	0.000012
16x16 * 16x16	1 KB	0.000015	0.000017	0.000025
32x32 * 32x32	4 KB	0.000061	0.000063	0.000120
64x64 * 64x64	16 KB	0.000231	0.000232	0.000247
128x128 * 128x128	64 KB	0.000902	0.000904	0.000952
256x256 * 256x256	256 KB	0.003612	0.003625	0.003806
512x512 * 512x512	1 MB	0.014619	0.014677	0.015293

Figure 5.8: Receive data times (in secs) Size\*Size\*4 bytes (data)

### 5.3 Execution

This example was created as a proof-of-work. It was not meant to yield performance, thus we will not evaluate its performance. The bitstream has 9 compute units (for no particular reason), that each one can execute a  $32 \times 32$  work-group (or smaller). SimplePL knew these informations from the bitfile description file. The kernel can handle up to 4096 dimension length matrices.

We recorded the “execution time“ as the time to schedule and run the compute task execution across our compute units, using the SimplePL function:

plRunNDRangeKernel




Figure 5.9: Execution times (lower is better)

Matrices Sizes	Work-Groups	Min	Avg	Max
4x4 * 4x4	1 ( 1 loop )	0.000113	0.000115	0.000116
16x16 * 16x16	1 ( 1 loop )	0.000854	0.000856	0.000857
32x32 * 32x32	1 ( 1 loop )	0.003540	0.003542	0.003569
64x64 * 64x64	4 ( 1 loop )	0.010641	0.010643	0.010653
128x128 * 128x128	8 ( 1 loop )	0.088266	0.089092	0.090031
256x256 * 256x256	64 ( 8 loops)	0.728341	0.739033	0.765904
512x512 * 512x512	256 (29 loops)	5.821247	5.907504	5.976080

Figure 5.10: Execution times in secs (data)

Since our bitstream has 9 compute units, if we have more than 9 work-groups, our scheduling will wait for a compute unit to finish. If we assume that the 9 compute units will finish in the same time, we can calculate how many times we will have to restart the compute units with new work-groups, by dividing the number of work-groups with the number of our compute units. We named this info in the table above as “loops“.



## 6 Future Work

In this section, we will express our ideas about future work on SimplePL.

### 6.1 Support for HLS C/C++ Functions

We started SimplePL to support HLS OpenCL Kernels, but it can be extended to support HLS IP cores in general. By supporting multiple IP core interfaces we may be able to control IP core generated from a C/C++ function too. Then, SimplePL would be able to call HLS Function on the PL. This feature will let the applications that use SimplePL execute pre-synthesized functions on the hardware. Such a functionality is needed, as we can not always express our algorithms as OpenCL kernels.

### 6.2 Support for more boards

At the moment, SimplePL only support Zedboard out of the box. Support for more boards can be added by detecting the available multiple PL program driver of the system or defining it on the code. Since, this depends on the Linux driver that each board has to program its FPGA, we can add out of the box support for the most popular ones. To run the SimplePL on an unsupported FPGA board, you now have to adjust the PL program functions and call the correct driver with the correct parameters.

### 6.3 OpenCL C API Wrappers

Many applications that use OpenCL follows a simple program flow, they get an OpenCL device, create buffers, copy their data, run the kernel and get the results. To port such applications we just have to replace the OpenCL API calls with the respective SimplePL ones. For those applications, we can provide an OpenCL C API wrappers library with a subset of the OpenCL API that can be matched to the SimplePL API. With those wrappers, we would be able to port from GPU/CPU OpenCL applications with probably no code changes.

### 6.4 Support for more options

Include support of more options to help automatic performance speedup. Depending on the demand, more functions can be implemented on the API, to cover all the basic needs of an application that works with OpenCL HLS kernels. Such changes can be made based on the feedback we get from the community. The

feedback will help us find out missing components that could be added on the SimplePL.

## 7 Lessons learned

During the development of this project, we learned many new things and we faced problems that we had to solve. We read documentations, followed guides and we used our previous knowledge to provide solutions. The learning experience was not always the best, as many times, in new projects / tools there is not enough documentation resources which consumes your development time. Hopefully, projects like this, with open source code and helpful guides will help future developers with similar problems.

### 7.1 OpenCL

Prior to this work, we had only implemented some OpenCL examples. For this project we learned OpenCL and how its whole ecosystem works. Our knowledge over vector architectures helped us understand the OpenCL model and how work-groups are works and are implemented.

At first, it was not clear how the whole OpenCL devices works in a system. Most of the getting starting guides does not explain the OpenCL ICD (Installable Client Driver), as a result, the application execution flow was not clear in the beginning. As soon as you understand it , and install your drivers, it is relative simple to execute OpenCL kernels.

### 7.2 Poor Documentation

From my point of view, releasing a coding tool/library without documentation is as if it was never released. Releasing something with poor documentation makes it difficult to learn it and demands an experienced user. Many tools that are addressed to a specific audience provide insufficient documentation for a new user.

We faced difficulty in using IP cores created from HLS kernel. As you know these IP cores are created using the Xilinx's Vivado HLS tool. Vivado HLS official manuals and guides only reference the capability of creating IP cores from OpenCL kernels. Instead, to understand the usage, the optimization or the implementation of HLS OpenCL kernels, you have to follow unofficial guide, use your HLS C/C++ functions knowledge or test codes from Xilinx's SDAccel's manuals and documentation.

SDAccel shares the same guidelines on writing HLS kernels, but documents nothing over its IP core implementation as the tool handles all the hardware implementation and functionality. At least, during our project's development, we witness improvements in the SDAccel's documentation with full application code examples.

We understand that due to the relative young age of these tools, there are not sufficient documentation yet. Moreover, we think that Xilinx's focused marketing on the SDAccel suite, made the company neglect Vivado HLS.

## 7.3 Hardware binding with Software

In the past, we work on both software projects and on hardware projects, but rarely did we worked on a project involving both of them in such a low level. It was a the first time that we combined them to create a system that bonds them together. This was an opportunity for us to learn what the development deferences are in such a project.

We had the theoretical knowledge of how these software - hardware bindings and mechanics works, like the virtual addresses, the device mapping to memory or the kernel modules but we never directly used them or implemented them. It was a new experience for us to execute code completely based on our theoretical background and it worked with no problems.

This project gave us the opportunity to develop and work with kernel modules, which play a major role in controlling hardware from software. Thus, we expand our knowledge over the Linux Kernel, its abilities and we now have a better understanding of it.

## 7.4 Creating a good Structure

When you start the development of a library or a system, you may have to create a model of your system before you start the implementation. Your model has to be well defined from the beginning and sometimes it's good to be extensible so that you can adjust it if needed or expendable for its future versions. This is a huge problem for many inexperienced programmers as they usually have to go back and re-script their code.

In this project we tried to follow the OpenCL model and structure, by extending it were needed. We created a basic schema before the implementation and re-shape it along the way. Keeping a good code structure that follows the model was crucial one of our system's goal was to implement an OpenCL like experience for the programmer. This was also a new experience for us, as our implementation had to fit into the model and follow its rules.



## 8 OpenCL Benchmarks

### 8.1 Motivation

Executing OpenCL on GPUs has proven to give quite a performance. Usually, the better the GPU the better the performance we could get. With this in mind, we wanted to benchmark some of the OpenCL device we could get our hands on. We were interested in measuring tasks like data transfer, compile times and execution times. We wanted to included on the benchmarks not only GPU OpenCL devices, but also CPU OpenCL devices. In addition, were interested of getting results of devices from different vendors on many systems.

### 8.2 Introduction

You can find OpenCL devices on every modern computer. All major GPU and CPU vendors supports OpenCL by installing their respective SDKs (except may be ARM CPUs). We coded a simple OpenCL GEMM (General Matrix Multiply) kernel and we developed an application to execute it, so that we can measure timings of some OpenCL tasks. We executed the same application on different OpenCL devices and on different OS (Windows and Linux). In these benchmarks our aim was compare the speed of the same task on different test-bench machines or different drivers. We have to point out that in our benchmarks, we record the performance of the system that the OpenCL device run, as a result, any poor or good performance we recorded has to be attributed on the hole system and not only on the OpenCL device.

### 8.3 Benchmarks on CPU/GPU architectures

You can find OpenCL devices on every modern computer. All major GPU and CPU vendors supports OpenCL by installing their respective SDKs (except may be ARM CPUs). We coded a simple OpenCL GEMM (General Matrix Multiply) kernel and we developed an application to execute it, so that we can measure timings of some OpenCL tasks. We executed the same application on different OpenCL devices and on different OS (Windows and Linux). In these benchmarks our aim was compare the speed of the same task on different test-bench machines or different drivers.

#### 8.3.1 Benchmark Kernel

Here is the GEMM kernel that we used to run the benchmarks. It features quite an intensive memory usage. This kernel may favor some of our OpenCL devices

in execution performance.

```
// Kernel Code
__kernel void gemm_nn(
    // number of rows of op( A ) and C
    const unsigned int M,
    // number of columns of op( B ) and C
    const unsigned int N,
    // number of columns of op( A ) and number of rows of op( B )
    const unsigned int K,

    const int alpha,
    __global int* A,
    __global int* B,
    const int beta,
    __global int* C
){

    // Get Global ids
    const int x = get_global_id(0);
    const int y = get_global_id(1);

    // Check range
    if(x >= M || y >= N){
        return;
    }

    // Init value
    int value = 0;

    // Calculate value
    for (int i = 0; i < K; i++){
        value += alpha * A[x*K + i] * B[i*M + y];
    }

    // C = alpha + op(A) * op(B) + beta * C
    C[x*M + y] = value + beta * C[x*M + y];
}
```

### 8.3.2 OpenCL Devices

Since an OpenCL device is not just a hardware device, but also the software that controls it, we consider the same hardware device controlled by a different driver to be a different OpenCL device. To explain this better, we can take for example the “pocl” implementation on a CPU device, in comparison with the same CPU device controlled by its vendor’s OpenCL drivers.

With all these in mind, these are the OpenCL devices we run our benchmarks on:

Hardware Device	OS	Driver	Type	Info
i5-2410M	Debian	Intel	CPU	2 cores, 4 threads
i7-3540M	Ubuntu	Intel	CPU	2 cores, 4 threads
FX-8350	Windows	AMD	CPU	8 cores, 8 threads
FX-8350	Ubuntu	pocl	CPU	8 cores, 8 threads
GT-540M	Debian	NVIDIA	GPU	96 cores
GTX 660	Windows	NVIDIA	GPU	960 cores
R9 270	Windows	AMD	GPU	1280 cores, 20 compute units
GTX 980	CentOS	NVIDIA	GPU	2048 cores

Of course a GPU's core is not equal in power with a CPU's core, but what the GPU core's lack in power they gain in quantity. As a result, many OpenCL process-elements (may be a whole work-group) will be assigned on 1 CPU core, while 1 process-element will be assigned to 1 GPU core. Thus, as we mention on a previous section, a CPU's core is a compute unit while a GPU's core is a process-element. This is may not always be the case because it's the OpenCL driver's job to take care of the scheduling task in an efficient way.

The device specifications give us info about its OpenCL elements. For example, "R9 270" has 1280 cores forming 20 compute units, as a result we know that each compute unit has  $1280/20 = 64$  process elements. The OpenCL driver has to know these numbers to schedule the execution of a kernel and to optimize the OpenCL kernel's code during the build process.

For the benchmarks, we executed 100 times each kernel with a 10 ms pause between each execution. To minimize external interference, we are showing the minimum timing recorded of each task during the benchmark, thus, the best performance we got (not the average).

### 8.3.3 Build time

Since the majority of the OpenCL applications build the kernels from source on runtime, we should measure this time and check whether it is neglect-able or not. This time is not only related to the OpenCL device. It is related to the complexity of the device's architecture, but also, to the performance of the system's CPU and the OpenCL driver in use.

We recorded the "build time" as the time to execute the following OpenCL functions:

```

clCreateProgramWithSource
clBuildProgram
clCreateKernel

```




Figure 8.1: Minimum build time of a GEMM OpenCL algorithm (lower is better)

Matrices Sizes	i5-2410M (deb)	i7-3540M (ubu)	FX-8350 (win)	[pocl] FX-8350 (ubu)	GT-540M (deb) [i5-2410M]	GTX660 (win) [FX-8320]	R9 270 (win) [FX-8350]	GTX980 (cent) [i7-3770]
4x4 * 4x4	0.025305	0.019505	0.119754	1.153509	0.000136	0.000660	0.088828	0.000090
16x16 * 16x16	0.026647	0.019510	0.119560	1.136129	0.000135	0.000666	0.089271	0.000091
32x32 * 32x32	0.026486	0.019525	0.119113	1.130714	0.000133	0.000693	0.088716	0.000090
64x64 * 64x64	0.026482	0.019555	0.119303	1.135830	0.000137	0.000728	0.089505	0.000092
128x128 * 128x128	0.026656	0.019542	0.118874	1.144375	0.000142	0.000736	0.089363	0.000091
256x256 * 256x256	0.037921	0.019645	0.119953	1.158543	0.000143	0.000727	0.089112	0.000092
512x512 * 512x512	0.038020	0.019623	0.120016	1.130503	0.000144	0.000710	0.088804	0.000092
1024x1024 * 1024x1024	0.026318	0.019245	0.120137	1.134502	0.000143	0.000705	0.088655	0.000092
2048x2048 * 2048x2048	0.026232	0.019163	-	1.142421	0.000144	-	-	0.000092

Figure 8.2: Minimum build time (in secs) of a GEMM OpenCL algorithm (data)

The size of the data is not a parameter on the build process, therefore, our chart has one flat line for each OpenCL device.

As we can see, “NVIDIA”’s driver features the fastest build timings. In the second place is “Intel”’s drivers followed by the “AMD”’s drivers. The slowest timings were recorded from the “pocl” driver which was at least 10 times slower.

We may have to question our “NVIDIA”’s driver data, as the build time is too small, suggesting that maybe cache mechanics were involved, but, never the less, these were the actual timings we recorded. Let’s also peek at the max timings we recorded.




Figure 8.3: Maximum build time of a GEMM OpenCL algorithm (lower is better)

Matrices Sizes	i5-2410M (deb)	i7-3540M (ubu)	FX-8350 (win)	[pocl] FX-8350 (ubu)	GT-540M (deb) [i5-2410M]	GTX660 (win) [FX-8320]	R9 270 (win) [FX-8350]	GTX980 (cent) [i7-3770]
4x4 * 4x4	0.038492	0.036221	0.156323	1.414389	0.000207	0.009359	0.121503	0.001341
16x16 * 16x16	0.054655	0.057401	0.145543	1.461112	0.000216	0.005177	0.122666	0.001405
32x32 * 32x32	0.038407	0.045390	0.178360	2.251992	0.000205	0.005562	0.115340	0.001194
64x64 * 64x64	0.038599	0.046722	0.158100	1.424578	0.000211	0.005375	0.121518	0.001406
128x128 * 128x128	0.054687	0.047226	0.232756	2.271447	0.000224	0.010709	0.125034	0.001213
256x256 * 256x256	0.054528	0.038320	0.144999	2.238416	0.000244	0.005329	0.111008	0.001372
512x512 * 512x512	0.054393	0.044462	0.150182	2.280954	0.000218	0.006422	0.101032	0.001354
1024x1024 * 1024x1024	0.038523	0.038241	0.136993	2.297039	0.000164	0.005317	0.109664	0.001311
2048x2048 * 2048x2048	0.039889	0.028407	-	1.894123	0.000213	-	-	0.001131

Figure 8.4: Maximum build time (in secs) of a GEMM OpenCL algorithm (data)

We still can't be sure about what "NVIDIA"s driver does, but it's obvious that "pocl"s driver has to do something to improve its timings.

### 8.3.4 Send and Receive data times

In OpenCL we need to move the data to the device's memory to process them and then get the results back to the host's memory. In the following chart, we display the minimum times of transferring 3 buffers from the host to the device (3 matrices) we recorded.

We recorded the "send data time" as the time to execute the following OpenCL functions (and wait queue):




Figure 8.5: Minimum send data times  $3*Size*Size*4 + 8*4$  bytes (lower is better)

Matrices Sizes	i5-2410M (deb)	i7-3540M (ubu)	FX-8350 (win)	[pocl] FX-8350 (ubu)	GT-540M (deb) [i5-2410M]	GTX660 (win) [FX-8320]	R9 270 (win) [FX-8350]	GTX980 (cent) [i7-3770]
4x4 * 4x4	0.000083	0.000079	0.000045	0.000081	0.000179	0.000609	0.000641	0.000248
16x16 * 16x16	0.000090	0.000084	0.000045	0.000079	0.000166	0.000641	0.000657	0.000246
32x32 * 32x32	0.000091	0.000089	0.000049	0.000069	0.000180	0.000631	0.000670	0.000248
64x64 * 64x64	0.000118	0.000112	0.000060	0.000094	0.000196	0.000662	0.000684	0.000263
128x128 * 128x128	0.000185	0.000163	0.000127	0.000119	0.000262	0.000718	0.000836	0.000309
256x256 * 256x256	0.000553	0.000410	0.000327	0.000229	0.000489	0.000983	0.001522	0.000487
512x512 * 512x512	0.001988	0.001420	0.001597	0.000652	0.001522	0.002345	0.003457	0.001529
1024x1024 * 1024x1024	0.005462	0.003279	0.006205	0.003463	0.003258	0.006071	0.005588	0.002977
2048x2048 * 2048x2048	0.021499	0.009286	-	0.014925	0.010032	-	-	0.008889

Figure 8.6: Minimum send data times (in secs)  $3*Size*Size*4 + 8*4$  bytes (data)

As we can observe the GPU timings are greater than the CPU timings for relative small data sizes. Also, we can see that the slowest performance was recorded on GPUs running on a Windows machines.

On the other hand, we recorded the “receive data time” as the time to execute the following OpenCL functions (and wait queue):

clEnqueueReadBuffer

In the following chart, we plot the minimum times of transferring a buffer from the device to the host (1 matrix) that we recorded.




Figure 8.7: Minimum receive data times Size\*Size\*4 bytes (lower is better)

Matrices Sizes	i5-2410M (deb)	i7-3540M (ubu)	FX-8350 (win)	[pocl] FX-8350 (ubu)	GT-540M (deb) [i5-2410M]	GTX660 (win) [FX-8320]	R9 270 (win) [FX-8350]	GTX980 (cent) [i7-3770]
4x4 * 4x4	0.000023	0.000018	0.000018	0.000015	0.000030	0.000101	0.000103	0.000020
16x16 * 16x16	0.000023	0.000018	0.000021	0.000011	0.000029	0.000112	0.000100	0.000019
32x32 * 32x32	0.000023	0.000019	0.000018	0.000016	0.000030	0.000110	0.000107	0.000021
64x64 * 64x64	0.000026	0.000021	0.000021	0.000019	0.000035	0.000121	0.000114	0.000025
128x128 * 128x128	0.000033	0.000024	0.000023	0.000029	0.000052	0.000136	0.000173	0.000039
256x256 * 256x256	0.000063	0.000048	0.000059	0.000060	0.000114	0.000210	0.000276	0.000093
512x512 * 512x512	0.000205	0.000146	0.000221	0.000199	0.000361	0.000561	0.001001	0.000301
1024x1024 * 1024x1024	0.000635	0.000583	0.000960	0.000922	0.000922	0.001647	0.001899	0.000765
2048x2048 * 2048x2048	0.002212	0.002007	-	0.003449	0.003169	-	-	0.002698

Figure 8.8: Minimum receive data times (in secs) Size\*Size\*4 bytes (data)

Again, similar results with the host to device data transfer.

### 8.3.5 Execution time

Lets not see the execution times of the GEMM kernel on each device. In this point we have to say that the kernel is not optimized and it's up to each device's drive on how will the kernel be executed. We remind you that this kernel may not be the best for benchmarking.

We recorded the “execution time“ as the time to enqueue the OpenCL kernel's execution (and wait queue):

```
clEnqueueNDRangeKernel
```




Figure 8.9: Minimum execution times (lower is better)

Matrices Sizes	i5-2410M (deb)	i7-3540M (ubu)	FX-8350 (win)	[pocl] FX-8350 (ubu)	GT-540M (deb) [i5-2410M]	GTX660 (win) [FX-8320]	R9 270 (win) [FX-8350]	GTX980 (cent) [i7-3770]
4x4 * 4x4	0.000010	0.000009	0.000028	0.000006	0.000012	0.000009	0.000022	0.000012
16x16 * 16x16	0.000016	0.000012	0.000032	0.000011	0.000014	0.000010	0.000051	0.000014
32x32 * 32x32	0.000030	0.000024	0.000044	0.000035	0.000047	0.000031	0.000081	0.000018
64x64 * 64x64	0.000136	0.000099	0.000148	0.000232	0.000225	0.000132	0.000143	0.000032
128x128 * 128x128	0.000994	0.000699	0.000921	0.001003	0.003906	0.000888	0.001084	0.000161
256x256 * 256x256	0.008332	0.005827	0.005234	0.006541	0.041294	0.006966	0.011690	0.001113
512x512 * 512x512	0.088418	0.053916	0.042809	0.040923	0.471251	0.088474	0.055598	0.008529
1024x1024 * 1024x1024	2.144968	0.804566	1.621012	1.398856	3.646465	0.989803	0.611013	0.062051
2048x2048 * 2048x2048	18.696455	15.517919	-	30.637685	29.238232	-	-	0.583124

Figure 8.10: Minimum execution times in secs (data)

Rule of the thumb, the more GPU cores the better the performance. In this example (memory intensive), as you can see, CPU devices reach the performance of the GPU devices.

## 8.4 Compare OpenCL on CPU/GPU with our SimplePL on FPGA

With all these data we now have, we can compare the applications tasks of running OpenCL kernels on CPU/GPU architectures with running SimplePL HLS kernels on your FPGA. Of course, we are comparing the OpenCL devices we benchmarked with our “Zedboard“ development board, hence similar tasks on other devices may produce different results. We will not compare executions times, as in this work our kernels were not optimized nor the same.



### 8.4.1 Build time vs Program time

We compared on a previous section, the program flow of an OpenCL application with a SimplePL application. On this comparison we matched the “build process” with the “PL program process”. Therefore, we should compare those times to find out if there is a significant difference between them.




Figure 8.11: Build time and Program time (lower is better)

The fact that our kernels are a bit different will not affect our results, as the PL program time will not change if we change the bitfile, but the OpenCL build time may increase with bigger or higher complexity kernels.

### 8.4.2 Data transfer

With our results, there are not many things to say about data transfers. Our examples were not optimized to use less memory on both OpenCL and SimplePL applications, hence we may have abused it. But, we have to point out that Vivado HLS does not let us choose a memory interface for our OpenCL kernels. In future releases, it may auto select an optimal memory interface or let us configure it.

We should optimize our kernels and use the memory hierarchy mechanics (like work-group memory) in our advantage. Similar optimizations should be applied on our OpenCL HLS kernels, although they have limited memory capacities. As always, we want to be able to feed data to our FPGA systems faster.



## 9 Conclusions

Our SimplePL system works as intended. We met our goal to provide a simple and familiar OpenCL-like environment that can handle our Vivado HLS OpenCL kernels and decrease even more the development time of Linux applications that use such kernels. We created SimplePL to help us handle all those problems that a Linux application has to face to execute OpenCL on the FPGA, and we experienced first how good it works.

### 9.1 Simple Usage

SimplePL hides all the complexity of the software to hardware communication, that needs special knowledge from the software developers. In this way, it makes the HLS OpenCL kernels usage for Linux embedded applications easy. Applications can simply call the HLS IP cores on the hardware with just some OpenCL-like function calls.

Hardware developers can create the bitfiles and the description files of many kernels of interest. Then these bitfiles can be distributed and used from applications that wants to execute any of these kernels. The developers of the application does not need to have any knowledge over the FPGA, just to know the kernels inside the bitfiles they are using.

OpenCL's program flow is simple and easy, thus as we based the SimplePL's API on the OpenCL's API, our system also features a simple and easy program flow. We also provide additional API functions for the developers to use, to handle their hardware on a lower level if they want to do so. While we developed all the demos on our systems, we show first hand how easy it was.

### 9.2 Familiar environment

SimplePL controls IP cores created with Vivado HLS by writing OpenCL kernel codes. This means that the developers of these IP cores knows OpenCL and they are familiar with its API too. If there was an OpenCL implementation for Vivado HLS kernels on their device, they probably would use it.

This is why SimplePL implements an API relative to the OpenCL's one, thus creating a familiar environment for the developers that already knows OpenCL. Such developers, can easily learn SimplePL just by reading some example codes and see the main functions of our API.

By developing with SimplePL, the development process of the application feels like the developing for a device with OpenCL support, just like developing for a GPU device or on SDAccel. The earlier lack of this OpenCL-like environment on embedded FPGA boards that SDAccel does not support, may have been a reason

for many developers, not to develop applications for HLS OpenCL kernels on these boards. We think that now, this will change.

### 9.3 Decrease development time

Due to the fact that SimplePL solve all those problems that an application that wants to interact with HLS OpenCL kernels has to face, we observed that the development time of such applications can be dramatically decreased. Furthermore, as SimplePL handles all those time consuming tasks, like memory management and software to hardware bindings, it provides spare time to the developers to focus on more significant parts of the application. For example, programmers can invest these spare hours to optimize their OpenCL kernel's code for their FPGA, as this will increase the overall performance of their application.

Without SimplePL, developers had to find solutions to overcome the obstacles of managing their bitfiles and communications with the FPGA. Then they had to implement these solutions on their application code. On each application, that wanted to accelerate its performance with the use of HLS OpenCL kernels, developers had to re-implement such solutions from the beginning and many time with maybe only supporting one bitfile.

But with the use of SimplePL, developers just develop those parts of the application that matters, the HLS OpenCL kernels and the main application code, just like on an OpenCL supported device. SimplePL also handles all the workload scheduling on the compute units, so the developers does not have to control the FPGA on a compute unit level and schedule manual the work-groups that needs to be executed.

### 9.4 Benchmarks conclusions

From our benchmarks we can see that OpenCL runs quite well on CPU devices too, as long as the memory allows it. This is not a surprise, since OpenCL defines a parallel programming model, and thus it can take advantage of the many cores that our nowadays CPUs has to execute our kernels in an efficient way. Modern CPUs are quite advanced and since they support OpenCL, we should not underestimate them when executing OpenCL applications.

As you can see, it is obvious that the OS does affect the performance of the OpenCL applications. This may be caused by the mechanics the OS manages the memory. In fact, Linux seems to perform better, but drivers availability varies depending on the flavor. Of course, different drivers, yield different performances and as these drivers are part of the OS it is logical that they are affected by it too.

We also want to mention that the "pocl"s performance was quite close to the vendor's OpenCL drivers in our benchmarks. The only visible drawback was the kernel build time which adds an overhead on your first build, but can be hidden if you only build your OpenCL code ones and re-use it for each execution. Thus,

pocl seems to be a good solution for supporting OpenCL on an unsupported CPU device as it produce quite good results.

For our FPGA download time with the OpenCL build time comparison, we think the two timings are relative close. The FPGA has a small overhead in comparison with an OpenCL build of a small/simple kernel. We have not tested it, but, partial reconfiguration may decrease those timings. Also, since bigger FPGAs features bigger bitstreams, this time may increase on such FPGAs. Hopefully, the download process may be faster on the latest FPGA boards, with better hardware of with better drivers.




# A Vivado Guides

## A.1 Vivado HLS Guide


This section will walk you through on how to create an IP core from an OpenCL Kernel on Vivado HLS. We are going to use the Vivado Suite 2017.2 but a similar process can be followed for other versions of the Vivado suite. For this demonstration, we will implement a simple vector addition kernel for the Zynq Zeadboard.

### A.1.1 Create a Vivado HLS project


The first thing to do, is to open Vivado HLS.



Select "Create New Project" under the "Quick Start" section.




Set “vadd\_hls” as a project name (or that ever you like) and select a location for the project to be saved. Then click the “Next >” button.




Set “vadd\_kernel” as the Top Function (the name of your kernel). Then click the “Next >” button.






Don't add any files yet (we will add them later), so click "Next >".



Now we need to select our target device/board. To target the Zeadboard board,

click the “...” button under the Part Selection. Click the “Boards” button on the top, then select “ZedBoard Zynq ...” (or your targeting board) on the list. Then click “OK”.




Click “Finish” and your project is ready... but with no source files.

In our Vivado HLS project, we have 3 files.

- Our OpenCL file (vadd.cl)
  - It has our OpenCL kernel code.
  - This is the code that will run on our programmable logic.
  - Should be “\*.cl”.
- A testbench file (vadd.testbench.c)
  - It has a code to test our OpenCL kernel before and after synthesis.
  - This is the code will only run on Vivado HLS to validate the correct functionality of our OpenCL kernel.
  - Should be “\*.c”.
- A header file to define shared constants (vadd.h)
  - It is not mandatory.
  - This file only helps our organize our project and define the types that our kernel will use (so that we wan export one kernel for each type without changing the hole kernel code).


- Should be “\*.h”.

To add these file to the project, first, open the folder of the project and copy inside the 3 files we mentioned, the “vadd.h”, “vadd.cl” and the “vadd.testbench.c”.




Now, on the Vivado HLS, add “vadd.cl” under the “Source” and add “vadd.testbench.c” under the “Test Bench” by right clicking the corresponding folder and clicking “Add file”. We don’t need to add the header file on your project as it will be found automatically.


You should now have the following structure to your project:




Our next step is to test our code. We want to know if it compiles correctly and if your testbench runs with no problem on our CPU. To do so, we click the “Run C Simulation” button on the tool-bar.




A new window will appear with addition parameters for the C Simulation (debugger, optimizations) but for now we just click the “OK“ button to run the simulation.




The simulation may take a few seconds and after that it should finish with no errors.



Now that we know that our C code is working like it should be, we can run a “C Synthesis” to convert our C/OpenCL to a Verilog/VHDL IP core. To execute the synthesis we click the “C Synthesis” button on the tool-bar.




This may take a while, depending on your system but since our example code is small and simple, it should be done in a few seconds. Upon completion, you will be welcomed by the synthesis results in a new tab.




An important table to check inside the synthesis results, is the “Utilization Estimates” table where you can see the portion of the hardware what 1 compute unit of your HLS Kernel will use (1 IP core). You can use the data from this table to estimate how many compute units you can include in your bitfile or if you need to scale your work-groups. Very low usage indicates that you may need to increase the work of each process element of your work-group to increase the performance.


Once again we need to validate the functionality of the generated code. This is done by co-simulating C and RTL. On the tool-bar we need to click the “Run C/RTL Cosimulation” icon. Then a new window will appear, we click “OK“. This will execute the testbench and it must produce the same results with the last time (no errors).



If the C/RTL Cosimulation complete successful, we will get a latency estimation of our implementation.



Last but not least, we need to export our IP core, for the Vivado. We click the “Export RTL“ icon on the tool-bar and then on the new window we click “Configuration...” to customize our IP info. We fill in the info and then click “OK“ on both windows.



After the export, an IP core was exported on:  
“<project>/solution<number>/impl/ip/  
<ventor>\_<library>\_<kernel-name>\_<version>.zip“

As the IP core is ready, we can start populating the Bitfile Description File with information. Offsets and arguments information can be found inside the xml file:  
“<project>/solution1/impl/ip/<kernel-name>\_info.xml“

## A.1.2 Example Vivado HLS codes

Here you can read the example codes that were used on this tutorial.

```

1 /*
2  * Copyright Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr

```

```

4  * Technical University of Crete
5  *
6  * Example OpenCL HLS Kernel
7  */
8
9  #ifndef _KERNEL_VADD_H_
10 #define _KERNEL_VADD_H_
11
12 // Type of matrix data
13 #define vadd_type int
14 #define vadd_cl_type int
15 #define vadd_type_rand (rand() % 1000)
16
17 // Required Work Group Size
18 #define VADD.WORKGROUP.SIZE.X 256
19 #define VADD.WORKGROUP.SIZE.Y 1
20 #define VADD.WORKGROUP.SIZE.Z 1
21
22 #endif // _KERNEL_VADD_H_

```

Listing A.1: The vadd.h file

```

1  /*
2  * Copyright 2017 Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * Example OpenCL HLS Kernel
7  */
8
9  // Xilinx OpenCL Kernel Library
10 #include <clc.h>
11 // Kernel's Static Parameters
12 #include "vadd.h"
13
14 // Set required work group size
15 __attribute__((reqd_work_group_size(VADD.WORKGROUP.SIZE.X,
16                                     VADD.WORKGROUP.SIZE.Y, VADD.WORKGROUP.SIZE.Z)))
17 __kernel void vadd_kernel(
18     __global vadd_cl_type *a,
19     __global vadd_cl_type *b,
20     __global vadd_cl_type *c,
21     uint n
22 ) {
23     __attribute__((xcl_pipeline_workitems)) {
24         // Get Global id
25         const int id = get_global_id(0);
26         if (id >= n) return;
27
28         c[id] = a[id] + b[id];
29     }
30 }

```

Listing A.2: The vadd.cl file



```

1  /*
2  * Copyright 2017 Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * Example OpenCL HLS Kernel
7  */
8
9  // C Libraries
10 #include <stdio.h>
11 #include <stdlib.h>
12
13 // Kernel's Static Parameters
14 #include "vadd.h"
15
16 // Testbench code
17 int main(int argc, char** argv) {
18
19
20     // Number of elements
21     unsigned int n = VADD_WORKGROUP_SIZE_X;
22
23     // Host matrices
24     vadd_type *h_a;
25     vadd_type *h_b;
26     vadd_type *h_c;
27     vadd_type *h_r;
28
29     // Size, in bytes, of each vector
30     size_t bytes = n * sizeof(vadd_type);
31
32     // Allocate memory for each vector on host
33     h_a = (vadd_type*) malloc(bytes);
34     h_b = (vadd_type*) malloc(bytes);
35     h_c = (vadd_type*) malloc(bytes);
36     h_r = (vadd_type*) malloc(bytes);
37
38     // Init rand
39     srand(11888);
40
41     int i;
42     // Initialize vectors
43     for (i = 0; i < n; i++) {
44         h_a[i] = vadd_type_rand;
45         h_b[i] = vadd_type_rand;
46         h_c[i] = 0;
47     }
48
49     // Calculate results
50     for (i = 0; i < n; i++) {
51         h_r[i] = h_a[i] + h_b[i];
52     }
53
54     // Execute the OpenCL kernel function

```

```

55 | hls_run_kernel("vadd_kernel", h_a, 256, h_b, 256, h_c, 256, n, 1);
56 |
57 | // Init errors
58 | int errors = 0;
59 | for (i = 0; i < n; i++) {
60 |     if(h_c[i] != h_r[i]){
61 |         errors ++;
62 |     }
63 | }
64 |
65 | // Return
66 | return (errors > 0) ? 1 : 0;
67 | }

```


Listing A.3: The vadd.testbench.c file

## A.2 Vivado OpenCL IP Core Guide


In this section will show a simple Vivado design with IP cores from an OpenCL Kernel that can produce a bitfile for use with the SimplePL. We are going to use the Vivado Suite 2017.2 but a similar process can be followed for other versions of the Vivado suite. For this design, we will use the vector addition IP cores we implemented on the previous section. Thus, we will target the Zynq Zeadboard.

### A.2.1 Create a Vivado HLS project


The first thing to do, is to open Vivado.



Select “Create Project >” under the “Quick Start” section.




On the new window click “Next >” and then you will be asked for your project information. Set “vadd\_vivado” as project name and a location for the project to be saved. Then click “Next >”.




On the new window click “Next >”, then “Next >” and then again “Next >” (we skipped these 3 steps because we don’t need them).


You should now be on the Board/Parts select step. Select the “Boards” button on the top, then select “ZedBoard Zynq ...” on the list. Then click “Next >”.




Click “Finish” and your project is ready... but it’s empty.

We now need to create a design, so, under the “IP INTEGRATOR” click “Create Block Design” and then on the new window click “OK”.







First we need to add and connect the processing system IP. Click the “add IP” button and search for “Zynq“, find it and add it. Then click “Run Block Automation” and on the new window click “OK“. This will connect some IO ports of the IP.




To add the vector addition IP core we implemented on the previous section, we need to let Vivado know where it is located. We can do this by adding an IP repository. Right click the empty space of your design and select “IP Settings ...“. Then under the “IP“ > “Repository“ click the add button. Then select the HLS project “vadd\_hls“ that we created on the previous section.




This should find the IP we created on HLS. Click “OK” and close the settings.




To continue, we need to enable some signals on the “Zynq processing system“. Double click the Zynq block to open its settings. Then, under the “PS-PL Configuration” > “GP Slave AXI Interface” check the “S AXI GP0 interface” and click the “OK” button to close the window.





We are now ready to add our compute units. Click the “add IP” button and search for “vadd”, find it and add it. Then click the “Run Block Automation”, select all check boxes and click “OK”.



You can repeat this process to add more compute units. Let’s add 4 compute units for now.




Now that we added our compute units, we need to fix their addresses. Click on the “Address Editor“ tab and include all the excluded segments of every compute unit.




Here we can also see the offset address of each compute unit on the processing system that we need to save inside the Bitfile Description File.

Lets go back to the “Diagram“ tab and click on the “Validate Design“ button, to check our design for errors. If you followed the guide correctly your design should pass the validation.







We can also add some memories to our design, let's add a BRAM. Click the “add IP” button and search for “BRAM” and add the “AXI BRAM Controller”.



Then click “Run Block Automation“, select all check boxes and click “OK“.




You can repeat this process to add more BRAMs. Lets add 3 BRAMs, one for each buffer of the vector addition.




After adding the BRAMs, click on the “Validate Design“ button, to check our design ones again. Then press **ctrl+s** to save the design.

The only thing we now need to do is to export the bitfile of our design.


On the “Source“ tab right click the design and select “Create HDL Wrapper..“ then on the new window click “OK“.



Click under the “Flow Manager“ > “Synthesis“ > “Run Synthesis“ select number of jobs (based on your pc’s cpus) and click “OK“.




As soon as the synthesis complete, a new window will pop up and ask you to “Run Implementation” then click “OK” and then “OK”.



When this is completed, on the new window click “Cancel”.

Now click “Program And Debug” > “Generate Bitstream”, on the new window, click “OK”.



The bitfile can be now found on:

`“/<project>/<project>.runs/impl_1/design_1_wrapper.bit”`

As we mention on a previous step, from the “Address Editor“ in Vivado you can get the info about the offset addresses of the compute units and the BRAMs.

## B Examples

### B.1 System preparation

In this small section we will guide you through the preparation of your development system and your on-board system. It is suggested that you work on a Linux based system for development. Also, we are using the Zedboard FPGA board but a similar process can be followed for other similar boards.

#### B.1.1 Download linux-xlnx

First of all you need to get the latest stable Linux from Xilinx compiled for your board and the sources to be able to compile kernels for it.

In our examples we used “Xilinx Linux v2017.2“ for Zedboard which can be downloaded ready for use from [http://www.wiki.xilinx.com/Zynq\\_2017.2\\_Release](http://www.wiki.xilinx.com/Zynq_2017.2_Release). The system files we need to boot Linux are “BOOT.BIN“, “download.bit“, “image.ub“, “system.dtb“ and “zynq\_fsbl.elf“.

Further more we need to grab the respective source code for Zedboard Linux from <https://github.com/Xilinx/linux-xlnx/tree/xilinx-v2017.2>.

#### B.1.2 Setup arm-linux-gnueabi

To be able to compile our codes for the Zedboard we need to setup the “Linaro Binary Toolchain“ on our system.

We got it from <https://releases.linaro.org/components/toolchain/binaries/latest-5/arm-linux-gnueabi/>, by downloading the archive for our system. You can also install it by any other way you think it the best.

We installed it on the path “/opt/gcc-linaro/“, so all the binaries are located on “/opt/gcc-linaro/bin/arm-linux-gnueabi-\*“. Thus, whenever we compile our code for our board we will use these binaries.

#### B.1.3 SD-Card preparation

We need to prepare the SD card from which our Linux board will boot. For easier usage, we formatted the SD card to 2 partitions, the “BOOT“ FAT32 partition for the system’s files and the “DATA“ EXT4 partition for our program’s files.

- BOOT partition
  - BOOT.BIN
  - download.bit
  - image.ub

- system.dtb
- zynq\_fsbl.elf
- DATA partition
  - Your project files

### B.1.4 Booting the system

Insert the SD card into your board and set the correct configuration of your board to “boot from SD card” (check your board’s manual). Then, connect the board’s UART port to your computer and power the boards. Meanwhile, open your preferred serial port terminal on your computer, I personally used “minicom” but you can use any program that fits your needs.

Wait the board to start. You should now see a “Zynq >” waiting for you to run something. You can then use the command “run bootcmd” to start the Linux booting process.

Upon boot, you will be asked to log into your Linux account. Log in as “root” with the password “root”.

Your board is now ready.

You can mount and enter the second partition of the SD card by using the command:

```
mkdir /mnt/sd && mount /dev/mmcblk0p2 /mnt/sd && cd /mnt/sd
```

## B.2 Compiling the Codes

In this tiny section we will guide you on how to compile C/C++ codes to binaries for your board.

### B.2.1 Compile the Kernel Sources

To be able to use the system’s memory as device buffers for our applications, we need to compile the “udmabuf” as a kernel module.

To do so, we first need to prepare our kernel sources. Thus, open a terminal and navigate to the headers source folder.

So we have our arm compile on the path:

```
/opt/gcc-linaro/bin/arm-linux-gnueabi-
```

We need to set the zynq config file as config:

```
cp arch/arm/configs/xilinx_zynq_defconfig .config
```

Then configure the kernel build:

```
make ARCH=arm CROSS_COMPILE=/opt/gcc-linaro/bin/  
arm-linux-gnueabihf- oldconfig
```

Optionally, you can customise the build using menuconfig:

```
make ARCH=arm CROSS_COMPILE=/opt/gcc-linaro/bin/  
arm-linux-gnueabihf- menuconfig
```

Then run the compilation:

```
arm-linux-gnueabihf- UIMAGE_LOADADDR=0x8000 uImage
```

## B.2.2 Compile a Kernel Module

As we mentioned, we need to compile the “udmabuf” as a kernel module. Get the code of “udmabuf” from its github page url <https://github.com/ikwzm/udmabuf>.

Now, create a make file to handle the compiling. Change the paths on the code with your systems paths.

```
obj-m += udmabuf.o  
# Path to sources  
KERNEL_DIR=$(PWD)/linux-xlnx-xilinx-v2017.2  
# Path to compiler  
COMPILER_PATH=/opt/gcc-linaro/bin/arm-linux-gnueabihf-  
  
all :  
    make ARCH=arm CROSS_COMPILE=$(COMPILER_PATH) CC=$(COMPILER_PATH) gcc  
        -C $(KERNEL_DIR) M=$(PWD) modules  
  
clean :  
    make -C $(KERNEL_DIR) M=$(PWD) clean
```

Then just run it (**make**) to compile the kernel module. The generated `udmabuf.ko` file is the compiled kernel module. You can copy it to the SD card’s second partition and use it from the board’s linux using the code:

```
insmod udmabuf.ko udmabuf0=0x200000 udmabuf1=0x200000 udmabuf2=0  
x200000 udmabuf3=0x200000
```

which we mention on an earlier section.

## B.2.3 Compile an application

The compiling process of a C/C++ application is relative simple. You just use the arm compiler instead of your system’s compiler.

Since we have our arm compile on the path:

```
/opt/gcc-linaro/bin/arm-linux-gnueabihf-
```

we can compile our SimplePL application using the command:

```
/opt/gcc-linaro/bin/arm-linux-gnueabi-gcc -o myapp -static myapp.c
./include/simplePL.c ./include/tiny-json.c ./include/benchmark.c
-I './include/'
```

Where the include folder has all the libraries sources.

## B.3 Example Vector Addition

To run this example we first need to compile its code. So, create a folder for this example with the following structure and files:

- **example\_vadd**
  - include
    - \* simplePL.c
    - \* simplePL.h
    - \* tiny-json.c
    - \* tiny-json.h
    - \* benchmark.c
    - \* benchmark.h
  - vadd.bit
  - vadd.json
  - vadd.c
  - example\_vadd
  - udmabuf.ko

Where the **udmabuf.ko** file is the compiled kernel module (we analyzed the process in a previous section) and **example\_vadd** is the compiled **vadd.c** code (our application) which can be compiled using the command:

```
arm-linux-gnueabi-gcc -o example_vadd -static vadd.c ./include/*.c
-I './include/'
```

Then you can copy all the folder inside 2nd partition of the SD card with the Linux of your board and boot it. After it boots and you sign in, insert the kernel mod, and then run the example.

```
# Mount sd
mkdir /mnt/sd
mount /dev/mmcblk0p2 /mnt/sd
# Navigate to sd folder
cd /mnt/sd

# Enter example folder
cd example_vadd/

# Insert kernel module
```



```
insmod udmabuf.ko udmabuf0=0x200000 udmabuf1=0x200000 udmabuf2=0
x200000 udmabuf3=0x200000
```

```
# Run example for vectors of 2048 elements
./example_vadd 2048
```

The example application codes are bellow.

```
1  /*
2  * Copyright Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * Test vadd using SimplePL Library
7  */
8
9  // Libraries
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <math.h>
13 #include <time.h>
14 #include "simplePL.h"
15 #include "benchtimer.h"
16
17
18 int main(int argc, char *argv[]) {
19     // Number of elements
20     pl_uint n = 1024;
21
22     // Check parameters
23     pl_uint param = 0;
24     if(argc == 2) {
25         param = atoi(argv[1]);
26         // If valid
27         if (param > 0) {
28             n = param;
29         } else {
30             printf("Invalid parameters.\n");
31         }
32     }
33     printf("Running for {n=%d}.\n", n);
34
35     // Host input vectors
36     pl_int *h_a;
37     pl_int *h_b;
38     // Host output vector
39     pl_int *h_c;
40     // Result test vector
41     pl_int *h_r;
42
43     // Size, in bytes, of each vector
44     size_t bytes = n * sizeof(pl_int);
45
46     // Allocate memory for each vector on host
47     h_a = (pl_int*) malloc(bytes);
```

```

48 h_b = (pl_int*) malloc(bytes);
49 h_c = (pl_int*) malloc(bytes);
50 h_r = (pl_int*) malloc(bytes);
51
52 // Init rand
53 time_t t;
54 srand((unsigned) time(&t));
55
56 int i;
57 // Initialize vectors on host
58 for (i = 0; i < n; i++) {
59     h_a[i] = (rand() % 1000);
60     h_b[i] = (rand() % 1000);
61     h_c[i] = 0;
62 }
63
64 // Calculate results
65 printf("Calculating results on cpu... ");
66 benchtimer* execute_cpu = benchtimer_create();
67 benchtimer_start(execute_cpu);
68 for (i = 0; i < n; i++) {
69     h_r[i] = h_a[i] + h_b[i];
70 }
71 benchtimer_stop(execute_cpu);
72 printf("Done (%lf secs)\n", benchtimer_get(execute_cpu));
73
74     size_t globalSize, localSize;
75     pl_int err;
76
77 // Init device
78 printf("Initializing device... ");
79 err = plInitDevice();
80 if (err != PLSUCCESS) {
81     printf("Failed [Error %d]\n", err);
82     return EXIT_FAILURE;
83 } else {
84     printf("Done\n");
85 }
86
87 // Get bitfile info
88 pl_bitfile bitfile;
89 printf("Get bitfile info... ");
90 err = plGetBitfileInfo(&bitfile, "../bitfiles/", "vadd");
91 if (err != PLSUCCESS) {
92     printf("Failed [Error %d]\n", err);
93     return EXIT_FAILURE;
94 } else {
95     printf("Done\n");
96 }
97
98 // Program pl
99 printf("Program PL... ");
100 benchtimer* programing_pl = benchtimer_create();
101 benchtimer_start(programing_pl);
102 err = plProgram(bitfile);

```

```

103 benchtimer_stop(programing_pl);
104 if (err != PL_SUCCESS) {
105     printf("Failed [Error %d]\n", err);
106     return EXIT_FAILURE;
107 } else {
108     printf("Done (%lf secs)\n", benchtimer_get(programing_pl));
109 }
110
111 // Initialize bitfile
112 printf("Initialize bitfile on PL... ");
113 err = plBitfileInitialize(bitfile, PL_BITFILE_INIT_ALL);
114 if (err != PL_SUCCESS) {
115     printf("Failed [Error %d]\n", err);
116     return EXIT_FAILURE;
117 } else {
118     printf("Done\n");
119 }
120
121 // Get kernel
122 pl_kernel kernel;
123 printf("Get kernel... ");
124 kernel = plGetKernelByName(bitfile, "vadd_int");
125 if (kernel == NULL) {
126     printf("Failed\n");
127     return EXIT_FAILURE;
128 } else {
129     printf("Done\n");
130 }
131
132 // Get sysmemory
133 pl_memory sysmemory;
134 printf("Get system memory... ");
135 sysmemory = plGetSysMemoryByIndex(0);
136 if (sysmemory == NULL) {
137     printf("Failed\n");
138     return EXIT_FAILURE;
139 } else {
140     printf("Done\n");
141 }
142
143 // Disable global interrupt
144 printf("Disable kernel's global interrupts... ");
145 err = plSetKernelGlobalInterrupt(kernel, PL_DISABLE);
146 if (err != PL_SUCCESS) {
147     printf("Failed [Error %d]\n", err);
148 } else {
149     printf("Done\n");
150 }
151
152 // Create the input and output arrays in device memory for our
    calculation
153 printf("Creating buffers... ");
154 pl_buffer d_a = plCreateBuffer(sysmemory, bytes, &err);
155 if (err != PL_SUCCESS) {printf("Failed a [Error %d]\n", err);return
    EXIT_FAILURE;}

```

```

156 pl_buffer d_b = plCreateBuffer(sysmemory, bytes, &err);
157 if (err != PL_SUCCESS) {printf("Failed b [Error %d]\n", err);return
    EXIT_FAILURE;}
158 pl_buffer d_c = plCreateBuffer(sysmemory, bytes, &err);
159 if (err != PL_SUCCESS) {printf("Failed c [Error %d]\n", err);return
    EXIT_FAILURE;}
160 printf("Done\n");
161
162 // Copy data to device
163 printf("Writing buffers... ");
164 benchtimer* writing_buffers = benchtimer_create();
165 benchtimer_start(writing_buffers);
166 err = plWriteBuffer(d_a, 0, bytes, h_a);
167 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
168 err = plWriteBuffer(d_b, 0, bytes, h_b);
169 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
170 benchtimer_stop(writing_buffers);
171 printf("Done (%lf secs)\n", benchtimer_get(writing_buffers));
172
173 // Set parameters
174 printf("Setting kernel parameters... ");
175 err = plSetKernelArg(kernel, 0, sizeof(pl_buffer), (void *) &d_a);
176 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
177 err = plSetKernelArg(kernel, 1, sizeof(pl_buffer), (void *) &d_b);
178 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
179 err = plSetKernelArg(kernel, 2, sizeof(pl_buffer), (void *) &d_c);
180 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
181 err = plSetKernelArg(kernel, 3, sizeof(pl_uint), (void *) &n);
182 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
183 printf("Done\n");
184
185 // Run kernel
186 printf("Executing kernel... ");
187 size_t global = n;
188 benchtimer* execute_fpga = benchtimer_create();
189 benchtimer_start(execute_fpga);
190 // Blocking
191 err = plRunNDRangeKernel(kernel, 1, NULL, &global, PL_TRUE);
192 // Non-Blocking
193 //err = plRunNDRangeKernel(kernel, 1, NULL, &global, PL_FALSE);
194 //if (err != PL_SUCCESS) {printf("Failed Exec [Error %d]\n", err);
    return EXIT_FAILURE;}
195 //err = plWaitNDRangeKernel(kernel);
196 //if (err != PL_SUCCESS) {printf("Failed Wait [Error %d]\n", err);
    return EXIT_FAILURE;}
197 benchtimer_stop(execute_fpga);
198 printf("Done (%lf secs)\n", benchtimer_get(execute_fpga));
199
200 // Copy data from device

```

```

201 printf("Reading buffers... ");
202 benchtimer* reading_buffers = benchtimer_create();
203 benchtimer_start(reading_buffers);
204 err = plReadBuffer(d_c, 0, bytes, h_c);
205 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
    EXIT_FAILURE;}
206 benchtimer_stop(reading_buffers);
207 printf("Done (%lf secs)\n", benchtimer_get(reading_buffers));
208
209 // Check for errors
210 printf("Checking results... ");
211 int errors = 0;
212 for (i = 0; i < n; i++) {
213     if(h_c[i] != h_r[i]){
214         errors ++;
215     }
216 }
217 if (errors == 0) {
218     printf("No errors\n");
219 }
220 else {
221     printf("%d error(s)\n", errors);
222 }
223
224 // Print buffers
225 printf("a = [");
226 for (i = 0; i < n; ++i) {
227     printf("%d ", h_a[i]);
228     if(i == 256){printf("... ");break;}
229 }
230 printf("]\n");
231 printf("b = [");
232 for (i = 0; i < n; ++i) {
233     printf("%d ", h_b[i]);
234     if(i == 256){printf("... ");break;}
235 }
236 printf("]\n");
237 printf("c = [");
238 for (i = 0; i < n; ++i) {
239     printf("%d ", h_c[i]);
240     if(i == 256){printf("... ");break;}
241 }
242 printf("]\n");
243
244 // Release buffers
245 printf("Release buffers... ");
246 err = plReleaseBuffer(d_a);
247 if (err != PL_SUCCESS) {printf("Failed a [Error %d]\n", err);return
    EXIT_FAILURE;}
248 err = plReleaseBuffer(d_b);
249 if (err != PL_SUCCESS) {printf("Failed b [Error %d]\n", err);return
    EXIT_FAILURE;}
250 err = plReleaseBuffer(d_c);
251 if (err != PL_SUCCESS) {printf("Failed c [Error %d]\n", err);return
    EXIT_FAILURE;}

```

```

252 printf("Done\n");
253
254 // Release bitfile
255 // this also release kernels and memories
256 printf("Release bitfile's info '... ");
257 err = plBitfileRelease (bitfile);
258 if (err != PLSUCCESS) {
259     printf(" Failed [Error %d]\n", err);
260 } else {
261     printf("Done\n");
262 }
263
264 // Show results again
265 printf("\n");
266 if (errors == 0){
267     printf("Test PASSED.\n");
268 } else {
269     printf("Test Failed.\n");
270 }
271
272
273 return EXIT_SUCCESS;
274 }

```

Listing B.1: Example vadd application using OpenCL HLS Kernel

```

1 {
2     "name" : "vadd",
3     "kernels" : [
4         {
5             "name" : "vadd_int",
6             "address" : ["0x43C00000", "0x43C10000", "0x43C20000", "0
7             x43C30000"],
8             "workgroup" : [256, 1, 1],
9             "size" : 0,
10            "control" : {
11                "ctrl" : "0x00", "gie" : "0x04", "ier" : "0x08", "isr" : "0
12                x0c"
13            },
14            "group" : {
15                "id_x" : "0x10", "id_y" : "0x18", "id_z" : "0x20",
16                "offset_x" : "0x28", "offset_y" : "0x30", "offset_z" : "0x38"
17            },
18            "arguments" : [
19                {"name" : "a", "offset" : "0x40", "size" : 4},
20                {"name" : "b", "offset" : "0x48", "size" : 4},
21                {"name" : "c", "offset" : "0x50", "size" : 4},
22                {"name" : "n", "offset" : "0x58", "size" : 4}
23            ]
24        }
25    ],
26    "memories" : [
27        {"name" : "bram_a", "address" : "0x40000000", "size" : 8192},
28        {"name" : "bram_b", "address" : "0x42000000", "size" : 8192},
29        {"name" : "bram_c", "address" : "0x44000000", "size" : 8192}
30    ]
31 }

```

```
28 | ]
29 | }
```

Listing B.2: The Bitfile Description File for the exmaple application

## B.4 Example Matrix Multiplication

To run this example we first need to compile its code. So, create a folder for this example with the following structure and files:

- `example_mmult`
  - `include`
    - \* `simplePL.c`
    - \* `simplePL.h`
    - \* `tiny-json.c`
    - \* `tiny-json.h`
    - \* `benchtimer.c`
    - \* `benchtimer.h`
  - `mmult.bit`
  - `mmult.json`
  - `mmult.c`
  - `example_mmult`
  - `udmabuf.ko`

Where the `udmabuf.ko` file is the compiled kernel module (we analyzed the process in a previous section) and `example_mmult` is the compiled `mmult.c` code (our application) which can be compiled using the command:

```
arm-linux-gnueabi-gcc -o example_mmult -static mmult.c ./include/*.c -I'./include/'
```

Then you can copy all the folder inside 2nd partition of the SD card with the Linux of your board and boot it. After it boots and you sign in, insert the kernel mod, and then run the example.

```
# Mount sd
mkdir /mnt/sd
mount /dev/mmcblk0p2 /mnt/sd
# Navigate to sd folder
cd /mnt/sd

# Enter example folder
cd example_mmult/

# Insert kernel module
```

```
insmod udmabuf.ko udmabuf0=0x200000 udmabuf1=0x200000 udmabuf2=0
x200000 udmabuf3=0x200000
```

```
# Run example for vectors of 2048 elements
./example_mmult 2048
```

The example application codes are bellow.

```
1  /*
2  * Copyright Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * Test vadd using SimplePL Library
7  */
8
9  // Libraries
10 #include <stdio.h>
11 #include <stdlib.h>
12 #include <math.h>
13 #include <time.h>
14 #include "simplePL.h"
15 #include "benchtimer.h"
16
17
18 int main(int argc, char *argv[]) {
19     // Default Matrix sizes
20     pl_uint M = 16;
21     pl_uint N = 64;
22     pl_uint K = 32;
23
24     // Check parameters
25     pl_uint A_K = 0;
26     pl_uint A_M = 0;
27     pl_uint B_N = 0;
28     pl_uint B_K = 0;
29     if(argc == 5) {
30         A_K = atoi(argv[1]);
31         A_M = atoi(argv[2]);
32         B_N = atoi(argv[3]);
33         B_K = atoi(argv[4]);
34
35         // If valid
36         if (A_K == B_K && A_M > 0 && B_N > 0 && A_K > 0) {
37             M = A_M;
38             N = B_N;
39             K = A_K;
40         } else {
41             printf("Invalid parameters.\n");
42         }
43     }
44     printf("Running for {M=%d, N=%d, K=%d}.\n", M, N, K);
45
46     // Host input vectors
47     pl_int *h_a;
```



```

48 pl_int *h_b;
49 // Host output vector
50 pl_int *h_c;
51 // Result test vector
52 pl_int *h_r;
53
54 // Size, in bytes, of each vector
55 size_t bytes_a = M * K * sizeof(pl_int);
56 size_t bytes_b = K * N * sizeof(pl_int);
57 size_t bytes_c = M * N * sizeof(pl_int);
58
59 // Allocate memory for each vector on host
60 h_a = (pl_int*) malloc(bytes_a);
61 h_b = (pl_int*) malloc(bytes_b);
62 h_c = (pl_int*) malloc(bytes_c);
63 h_r = (pl_int*) malloc(bytes_c);
64
65 // Init rand
66 time_t t;
67 srand((unsigned) time(&t));
68
69 int i, j;
70 // Initialize matrix a on host
71 for (i = 0; i < M; i++) {
72     for (j = 0; j < K; j++) {
73         h_a[K * i + j] = (rand() % 10);
74     }
75 }
76 // Initialize matrix b on host
77 for (i = 0; i < K; i++) {
78     for (j = 0; j < N; j++) {
79         h_b[N * i + j] = (rand() % 10);
80     }
81 }
82 // Initialize matrix c on host and results
83 for (i = 0; i < M; i++) {
84     for (j = 0; j < N; j++) {
85         h_c[N * i + j] = (rand() % 10);
86         h_r[N * i + j] = 0;
87     }
88 }
89
90 // Calculate results
91 printf("Calculating results on cpu... ");
92 benchtimer* execute_cpu = benchtimer_create();
93 benchtimer_start(execute_cpu);
94 pl_int value = 0;
95 for (i = 0; i < M; i++) {
96     for (j = 0; j < N; j++) {
97         // Reset value
98         value = 0;
99         // Calculate value
100         for (int l = 0; l < K; l++){
101             value += h_a[K * i + l] * h_b[N * l + j];
102         }

```

```

103     h_r[N * i + j] = value;
104 }
105 }
106 benchtimer_stop(execute_cpu);
107 printf("Done (%lf secs)\n", benchtimer_get(execute_cpu));
108
109     size_t globalSize, localSize;
110     pl_int err;
111
112     // Init device
113     printf("Initializing device... ");
114     err = plInitDevice();
115     if (err != PLSUCCESS) {
116         printf("Failed [Error %d]\n", err);
117         return EXIT_FAILURE;
118     } else {
119         printf("Done\n");
120     }
121
122     // Get bitfile info
123     pl_bitfile bitfile;
124     printf("Get bitfile info... ");
125     err = plGetBitfileInfo(&bitfile, "../bitfiles/", "mmult");
126     if (err != PLSUCCESS) {
127         printf("Failed [Error %d]\n", err);
128         return EXIT_FAILURE;
129     } else {
130         printf("Done\n");
131     }
132
133     // Program pl
134     printf("Program PL... ");
135     benchtimer* programing_pl = benchtimer_create();
136     benchtimer_start(programing_pl);
137     err = plProgram(bitfile);
138     benchtimer_stop(programing_pl);
139     if (err != PLSUCCESS) {
140         printf("Failed [Error %d]\n", err);
141         return EXIT_FAILURE;
142     } else {
143         printf("Done (%lf secs)\n", benchtimer_get(programing_pl));
144     }
145
146     // Initialize bitfile
147     printf("Initialize bitfile on PL... ");
148     err = plBitfileInitialize(bitfile, PL_BITFILE_INIT_ALL);
149     if (err != PLSUCCESS) {
150         printf("Failed [Error %d]\n", err);
151         return EXIT_FAILURE;
152     } else {
153         printf("Done\n");
154     }
155
156     // Get kernel
157     pl_kernel kernel;

```

```

158 printf("Get kernel... ");
159 kernel = plGetKernelByName(bitfile, "mmult_int");
160 if (kernel == NULL) {
161     printf("Failed\n");
162     return EXIT_FAILURE;
163 } else {
164     printf("Done\n");
165 }
166
167 // Get sysmemory
168 pl_memory sysmemory;
169 printf("Get system memory... ");
170 sysmemory = plGetSysMemoryByIndex(0);
171 if (sysmemory == NULL) {
172     printf("Failed\n");
173     return EXIT_FAILURE;
174 } else {
175     printf("Done\n");
176 }
177
178 // Disable global interrupt
179 printf("Disable kernel's global interrupts... ");
180 err = plSetKernelGlobalInterrupt(kernel, PL_DISABLE);
181 if (err != PL_SUCCESS) {
182     printf("Failed [Error %d]\n", err);
183 } else {
184     printf("Done\n");
185 }
186
187 // Create the input and output arrays in device memory for our
188 // calculation
189 printf("Creating buffers... ");
190 pl_buffer d_a = plCreateBuffer(sysmemory, bytes_a, &err);
191 if (err != PL_SUCCESS) {printf("Failed a [Error %d]\n", err);return
EXIT_FAILURE;}
192 pl_buffer d_b = plCreateBuffer(sysmemory, bytes_b, &err);
193 if (err != PL_SUCCESS) {printf("Failed b [Error %d]\n", err);return
EXIT_FAILURE;}
194 pl_buffer d_c = plCreateBuffer(sysmemory, bytes_c, &err);
195 if (err != PL_SUCCESS) {printf("Failed c [Error %d]\n", err);return
EXIT_FAILURE;}
196 printf("Done\n");
197
198 // Copy data to device
199 printf("Writing buffers... ");
200 benchtimer* writing_buffers = benchtimer_create();
201 benchtimer_start(writing_buffers);
202 err = plWriteBuffer(d_a, 0, bytes_a, h_a);
203 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
204 err = plWriteBuffer(d_b, 0, bytes_b, h_b);
205 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
206 benchtimer_stop(writing_buffers);
207 printf("Done (%lf secs)\n", benchtimer_get(writing_buffers));

```

```

207
208 // Set parameters
209 printf("Setting kernel parameters... ");
210 err = plSetKernelArg(kernel, 0, sizeof(pl_uint), (void *) &M);
211 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
212 err = plSetKernelArg(kernel, 1, sizeof(pl_uint), (void *) &N);
213 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
214 err = plSetKernelArg(kernel, 2, sizeof(pl_uint), (void *) &K);
215 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
216 err = plSetKernelArg(kernel, 3, sizeof(pl_buffer), (void *) &d_a);
217 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
218 err = plSetKernelArg(kernel, 4, sizeof(pl_buffer), (void *) &d_b);
219 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
220 err = plSetKernelArg(kernel, 5, sizeof(pl_buffer), (void *) &d_c);
221 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
222 printf("Done\n");
223
224 // Run kernel
225 printf("Executing kernel... ");
226 size_t global[2] = {N, M};
227 benchtimer* execute_fpga = benchtimer_create();
228 benchtimer_start(execute_fpga);
229 err = plRunNDRangeKernel(kernel, 2, NULL, global, PL_TRUE);
230 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
231 benchtimer_stop(execute_fpga);
232 printf("Done (%lf secs)\n", benchtimer_get(execute_fpga));
233
234 // Copy data from device
235 printf("Reading buffers... ");
236 benchtimer* reading_buffers = benchtimer_create();
237 benchtimer_start(reading_buffers);
238 err = plReadBuffer(d_c, 0, bytes_c, h_c);
239 if (err != PL_SUCCESS) {printf("Failed [Error %d]\n", err);return
EXIT_FAILURE;}
240 benchtimer_stop(reading_buffers);
241 printf("Done (%lf secs)\n", benchtimer_get(reading_buffers));
242
243 // Check for errors
244 printf("Checking results... ");
245 int errors = 0;
246 for (i = 0; i < M; i++) {
247     for (j = 0; j < N; j++) {
248         if (h_c[i*N + j] != h_r[N * i + j]){
249             errors ++;
250         }
251     }
252 }
253 if (errors == 0) {

```

```

254     printf("No errors\n");
255 }
256 else {
257     printf("%d error(s)\n", errors);
258 }
259
260 // Print buffers
261 printf("a = [\n");
262 if(M * K <= 1024){
263     for (i = 0; i < M; i++) {
264         printf(" ");
265         for (j = 0; j < K; j++) {
266             printf("%d ", h_a[K * i + j]);
267             printf(" ");
268         }
269         printf(";\n");
270     }
271 } else {printf(" [Too big matrix... skipping]\n");}
272 printf("]\n");
273 printf("b = [\n");
274 if(K * N <= 1024){
275     for (i = 0; i < K; i++) {
276         printf(" ");
277         for (j = 0; j < N; j++) {
278             printf("%d ", h_b[N * i + j]);
279             printf(" ");
280         }
281         printf(";\n");
282     }
283 } else {printf(" [Too big matrix... skipping]\n");}
284 printf("]\n");
285 printf("c = [\n");
286 if(M * N <= 1024){
287     for (i = 0; i < M; i++) {
288         printf(" ");
289         for (j = 0; j < N; j++) {
290             printf("%d ", h_c[N * i + j]);
291             printf(" ");
292         }
293         printf(";\n");
294     }
295 } else {printf(" [Too big matrix... skipping]\n");}
296 printf("]\n");
297
298
299 // Release buffers
300 printf("Release buffers... ");
301 err = plReleaseBuffer (d_a);
302 if (err != PLSUCCESS) {printf("Failed a [Error %d]\n", err);return
EXIT_FAILURE;}
303 err = plReleaseBuffer (d_b);
304 if (err != PLSUCCESS) {printf("Failed b [Error %d]\n", err);return
EXIT_FAILURE;}
305 err = plReleaseBuffer (d_c);
306 if (err != PLSUCCESS) {printf("Failed c [Error %d]\n", err);return

```

```

307     EXIT_FAILURE;}
308     printf("Done\n");
309
310     // Release bitfile
311     // this also release kernels and memories
312     printf("Release bitfile's info '... ");
313     err = plBitfileRelease (bitfile);
314     if (err != PLSUCCESS) {
315         printf(" Failed [Error %d]\n", err);
316     } else {
317         printf("Done\n");
318     }
319
320     // Show results again
321     printf("\n");
322     if (errors == 0){
323         printf("Test PASSED.\n");
324     } else {
325         printf("Test Failed.\n");
326     }
327
328     return EXIT_SUCCESS;
}

```

Listing B.3: Example mmult application using OpenCL HLS Kernel

```

1 {
2     "name" : "mmult",
3     "kernels" : [
4         {
5             "name" : "mmult_int",
6             "address" : ["0x43C00000", "0x43C10000", "0x43C20000", "0
7             x43C30000", "0x43C40000", "0x43C50000", "0x43C60000", "0x43C70000"
8             , "0x43C80000"],
9             "workgroup" : [32, 32, 1],
10            "size" : 0,
11            "control" : {
12                "ctrl" : "0x00", "gie" : "0x04", "ier" : "0x08", "isr" : "0
13                x0c"
14            },
15            "group" : {
16                "id_x" : "0x10", "id_y" : "0x18", "id_z" : "0x20",
17                "offset_x" : "0x28", "offset_y" : "0x30", "offset_z" : "0x38"
18            },
19            "arguments" : [
20                {"name" : "M", "offset" : "0x40", "size" : 4},
21                {"name" : "N", "offset" : "0x48", "size" : 4},
22                {"name" : "K", "offset" : "0x50", "size" : 4},
23                {"name" : "A", "offset" : "0x58", "size" : 4},
24                {"name" : "B", "offset" : "0x60", "size" : 4},
25                {"name" : "C", "offset" : "0x68", "size" : 4}
26            ]
27        }
28    ]
29 }

```

Listing B.4: The Bitfile Description File for the exmaple application

```

1  /*
2  * Copyright 2017 Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  */
6
7  // Xilinx OpenCL Kernel Library
8  #include <clc.h>
9  // Kernel's Static Parameters
10 #include "mmult.h"
11
12 // Set required work group size
13 __attribute__((reqd_work_group_size(MMULT_WORKGROUP_SIZE_X,
14                                     MMULT_WORKGROUP_SIZE_Y, MMULT_WORKGROUP_SIZE_Z)))
15 __kernel void mmult_kernel(
16     uint M,      // Number of rows in matrix A
17     uint N,      // Number of columns in matrix B
18     uint K,      // Number of columns in matrix A and rows in matrix B
19     __global mmult_cl_type *A,
20     __global mmult_cl_type *B,
21     __global mmult_cl_type *C
22 )
23 {
24     // Get Global ids
25     const int x = get_global_id(0);
26     const int y = get_global_id(1);
27
28     // Check range
29     if(x >= N || y >= M){
30         return;
31     }
32
33     // Init values array K + 1 size
34     __local mmult_cl_type values[MMULT_HLSK + 1];
35     values[MMULT_HLSK] = 0;
36
37     // Add data
38     __attribute__((xcl_pipeline_loop))
39     for (int i = K - 1; i >= 0; i--){
40         values[i] = A[K * y + i] * B[N * i + x] + values[i + 1];
41     }
42
43     // Save data
44     C[N * y + x] = values[0];
45 }

```

Listing B.5: The mmult OpenCL HLS Kernel





# C Library Code

SimplePL has 2 files, header file (`SimplePL.h`) and source file (`SimplePL.c`). Here are their codes.

## C.1 SimplePL header

```
1  /*
2  * Copyright Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * SimplePL Library
7  * version 1.2.1
8  */
9
10 #ifndef SIMPLEPL_H
11 #define SIMPLEPL_H
12
13 #ifdef __cplusplus
14 extern "C" {
15 #endif
16
17 // Load Libraries
18 #include <stdint.h>
19 #include <assert.h>
20 #include <dirent.h>
21 #include <fcntl.h>
22 #include <stdio.h>
23 #include <stdlib.h>
24 #include <string.h>
25 #include <sys/mman.h>
26 #include <unistd.h>
27 #include <stddef.h>
28
29
30
31 // Type Definitions
32 // We need to define the basic types
33 // like OpenCL does because the sizeof
34 // the default data types in C may varies
35 // on different cpu achitectures
36 typedef char      pl_bool;
37 typedef int8_t    pl_char;
38 typedef uint8_t   pl_uchar;
39 typedef int16_t   pl_short __attribute__((aligned(2)));
40 typedef uint16_t  pl_ushort __attribute__((aligned(2)));
41 typedef int32_t   pl_int __attribute__((aligned(4)));
42 typedef uint32_t  pl_uint __attribute__((aligned(4)));
```

```

43 typedef int64_t      pl_long    __attribute__((aligned(8)));
44 typedef uint64_t     pl_ulong   __attribute__((aligned(8)));
45 typedef uint16_t     pl_half    __attribute__((aligned(2)));
46 typedef float        pl_float   __attribute__((aligned(4)));
47 typedef double       pl_double  __attribute__((aligned(8)));
48 // Also, we define in the same way
49 // some insinged integers types based
50 // on their size, for use in a bitwise way
51 typedef uint8_t      pl_u8;
52 typedef uint16_t     pl_u16;
53 typedef uint32_t     pl_u32;
54
55
56
57 // SimplePL basic structure type defs
58 // Bitfile typedef
59 typedef struct _pl_bitfile *    pl_bitfile;
60 // Kernel typedefs
61 typedef struct _pl_kernel *      pl_kernel;      // Kernel's structure
62 typedef struct _pl_kernel_ctrl * pl_kernel_ctrl; // Kernel's
        control structure
63 typedef struct _pl_kernel_group * pl_kernel_group; // Kernel's group
        size structure
64 typedef struct _pl_kernel_arg *   pl_kernel_arg;  // Kernel's
        argument structure
65 // Memory typedefs
66 typedef struct _pl_memory *       pl_memory;      // Memory's structure
67 typedef struct _pl_buffer *       pl_buffer;      // Buffer's structure
68
69
70 // Kernel Group Struct
71 // Information about group size of the kernel
72 struct _pl_kernel_group {
73     // Group id
74     pl_u32 id_x;      // Group id x address offset
75     pl_u32 id_y;      // Group id y address offset
76     pl_u32 id_z;      // Group id z address offset
77     // Group offset
78     pl_u32 offset_x;  // Global offset x address offset
79     pl_u32 offset_y;  // Global offset y address offset
80     pl_u32 offset_z;  // Global offset z address offset
81 };
82
83 // Kernel Control Struct
84 // Information about control of the kernel
85 struct _pl_kernel_ctrl {
86     // has info
87     pl_bool hasCtrl;    // has Control offset
88     pl_bool hasGIE;     // has Global Interrupt Enable offset
89     pl_bool hasIER;     // has IP Interrupt Enable offset
90     pl_bool hasISR;     // has IP Interrupt Status offset
91     // info data
92     pl_u32 ctrl;        // Control offset
93     pl_u32 GIE;        // Global Interrupt Enable offset
94     pl_u32 IER;        // IP Interrupt Enable offset

```

```

95     pl_u32 ISR;           // IP Interrupt Status offset
96     // Pointers
97     pl_kernel kernel;    // Pointer to kernel data
98 };
99
100 // Kernel Arguments Struct
101 // Information a kernel argument
102 struct _pl_kernel_arg {
103     // Info data
104     pl_bool isValid;      // If it is valid
105     pl_u32 index;        // Index on the argument list
106     char* name;          // Name of the argument
107     // Mem data
108     pl_u32 offset;       // Offset from the base address
109     size_t size;         // Argument size in bytes
110     // Pointer to kernel
111     pl_kernel kernel;    // Pointer to kernel data
112 };
113
114 // Kernel Struct
115 // Information of a kernel
116 struct _pl_kernel {
117     // Info data
118     pl_bool isValid;      // If it is valid
119     pl_bool isReady;      // If it is initialized
120     pl_u32 index;        // Index on the kernel list
121     char* name;          // Name of the kernel
122     // Mem data
123     uint compute_units;   // Number of kernel compute units
124     pl_u32* address;      // Base addresses of the kernel compute units
125     void** address_ptr;   // Pointers to virtual addresses
126     size_t workgroup[3];  // Kernel workgroup size
127     size_t size;         // Mapped size in memory
128     // Kernel data
129     pl_bool hasGroup;     // If has group data
130     pl_uint num_args;     // Number of arguments
131     pl_kernel_arg* args;  // Arguments list
132     pl_kernel_ctrl ctrl;  // Control data
133     pl_kernel_group group; // Group data
134     // Pointers
135     pl_bitfile bitfile;   // Pointer to bitfile data
136 };
137
138 // Memory Struct
139 // Information of a memory
140 struct _pl_memory {
141     // Info data
142     pl_bool isValid;      // If it is valid
143     pl_bool isReady;      // If it is initialized
144     pl_u32 index;        // Index on the memory list
145     char* name;          // Name of the memory
146     // Mem data
147     pl_u32 address;      // Base address of the memory
148     void* address_ptr;   // Pointer to virtual address
149     size_t size;         // memory size in bytes

```

```

150     size_t stack_offset;    // Stack offset from memory start
151     // Pointers
152     pl_bitfile bitfile;    // Pointer to bitfile data
153 };
154
155 // Bitfile Struct
156 // Information of a bitfile
157 struct _pl_bitfile {
158     // Info data
159     pl_bool isReady;        // Initialized flag
160     char* name;             // Name of the bitfile
161     char* path;             // Path to the bitfile
162     size_t programedID;     // If this id match the
163     // Kernel data
164     pl_uint num_kernels;    // Number of kernels
165     pl_kernel* kernels;    // Kernels list
166     // Memory data
167     pl_uint num_memories;   // Number of memories
168     pl_memory* memories;   // Memories list
169 };
170
171 // Buffer struct
172 // Information of a buffer
173 struct _pl_buffer {
174     // Mem data
175     pl_memory memory;       // Pointer to memory data
176     pl_u32 address;         // Base address of the memory
177     void* address_ptr;      // Pointer to virtual address
178     size_t size;            // memory size in bytes
179     void* arg;              // Pointer to address
180 };
181
182
183
184 // Define Flags
185 // General Flags
186 #define PLSUCCESS 0
187 #define PLFAILED 1
188 // Init Flags
189 #define PLXDEVCFG_NOT_FOUND 111
190 #define PLXDEVCFG_NO_WRITE_PERMISSION 112
191 #define PLXDEVCFG_WRITE_FAILED 113
192 #define PLXDEVCFG_PROGRAM_FAILED 113
193 #define PL_OPEN_DEVMEM_FAILED 121
194 // Device Flags
195 #define PL_NOT_PROGRAMED 411
196 #define PL_NOT_VALID 412
197 #define PL_NOT_READY 413
198 #define PL_NOT_FOUND 421
199 #define PL_MEMORY_MAP_FAILED 431
200 #define PL_MEMORY_UNMAP_FAILED 432
201 // Memory Flags
202 #define PL_NOT_ENOUGH_MEMORY 211
203 #define PL_NULL_POINTER 212
204 // File Flags

```

```

205 #define PL_FILE_NOT_FOUND 311
206 #define PL_FILE_OPEN_FAILED 312
207 #define PL_FILE_PERMISSIONS_ERROR 313
208 #define PL_FILE_INVALID_FORMAT 314
209
210 // Enable/Disable flags
211 #define PL_ENABLE 0x1
212 #define PL_DISABLE 0x0
213 // True/False flags
214 #define PL_TRUE 0x1
215 #define PL_FALSE 0x0
216
217 // Define Masks
218 typedef uint32_t pl_mask;
219 // Mask check macros
220 #define pl_match_mask(var, mark) ((var) & (mask) == (mask))
221 // Bitfile init masks
222 #define PL_BITFILE_INIT_NONE 0x0
223 #define PL_BITFILE_INIT_ALL 0x1
224 #define PL_BITFILE_INIT_KERNELS 0x10
225 #define PL_BITFILE_INIT_MEMORIES 0x100
226
227
228
229 // Define Address Macros
230 #define PL_Write_Register(address, offset, data) \
231     *((volatile pl_u32*)((address) + (offset))) = (pl_u32)(data)
232 #define PL_Read_Register(address, offset) \
233     *((volatile pl_u32*)((address) + (offset)))
234
235
236
237 // Function Prototypes
238 // Main library's functions
239
240 // Init Device
241 // Prepare library and programmable logic
242 pl_int plInitDevice ();
243
244 // Get Bitfile Info
245 // Load a bitfile's informations from json
246 pl_int plGetBitfileInfo (pl_bitfile* bitfile, const char * path,
247     const char * name);
248
249 // Check if bitfile is programed
250 // Match programed id to check if this is the last programmed
251 // bitfile
252 pl_bool plIsProgramed (pl_bitfile bitfile);
253 // Program PL using bitfile info
254 // Program a bitfile to the programmable logic
255 pl_int plProgram (pl_bitfile bitfile);
256
257 // Initialize a bitfile that is programmed on pl
258 pl_int plBitfileInitialize (pl_bitfile bitfile, pl_mask mask);
259 // Initialize a bitfile's kernel that is programmed on pl

```

```

258 pl_int plKernelInitialize (pl_kernel kernel);
259 // Initialize a bitfile's memory that is programmed on pl
260 pl_int plMemoryInitialize (pl_memory memory);
261
262 // Release a bitfile
263 pl_int plBitfileRelease (pl_bitfile bitfile);
264 // Release a kernel
265 pl_int plKernelRelease (pl_kernel kernel);
266 // Release a memory
267 pl_int plMemoryRelease (pl_memory memory);
268
269 // Create a buffer
270 pl_buffer plCreateBuffer (pl_memory memory, size_t size, pl_int *
    errcode_ret);
271 // Release a buffer
272 pl_int plReleaseBuffer (pl_buffer buffer);
273 // Clear memory
274 pl_int plClearMemory (pl_memory memory);
275
276 // Write buffer
277 pl_int plWriteBuffer (pl_buffer buffer, size_t offset, size_t size,
    const void *ptr);
278 // Read buffer
279 pl_int plReadBuffer (pl_buffer buffer, size_t offset, size_t size,
    void *ptr);
280
281 // Get kernel methods
282 pl_kernel plGetKernelByIndex (pl_bitfile bitfile, size_t index);
283 pl_kernel plGetKernelByName (pl_bitfile bitfile, char* name);
284 // Get memory methods
285 pl_memory plGetSysMemoryByIndex (size_t index);
286 pl_memory plGetMemoryByIndex (pl_bitfile bitfile, size_t index);
287 pl_memory plGetMemoryByName (pl_bitfile bitfile, char* name);
288
289 // Kernel Set Global Interrupts
290 pl_int plSetKernelGlobalInterrupt (pl_kernel kernel, pl_bool type);
291 pl_int plSetKernelComputeUnitGlobalInterrupt (pl_kernel kernel,
    size_t index, pl_bool type);
292 // Kernel Set IP Interrupts
293 pl_int plSetKernelInterrupt (pl_kernel kernel, pl_bool type, pl_mask
    mask);
294 pl_int plSetKernelComputeUnitInterrupt (pl_kernel kernel, size_t
    index, pl_bool type, pl_mask mask);
295
296 // Kernel Set Argument
297 pl_int plSetKernelArg (pl_kernel kernel, pl_uint arg_index, size_t
    arg_size, const void *arg_value);
298 pl_int plSetKernelArgByName (pl_kernel kernel, const char *name,
    size_t arg_size, const void *arg_value);
299 pl_int plSetKernelComputeUnitArg (pl_kernel kernel, size_t index,
    pl_uint arg_index, size_t arg_size, const void *arg_value);
300 pl_int plSetKernelComputeUnitArgByName (pl_kernel kernel, size_t
    index, const char *name, size_t arg_size, const void *arg_value);
301 // Kernel Set Group ID

```

```

302 pl_int plSetKernelGroupIds (pl_kernel kernel, pl_int x, pl_int y,
    pl_int z);
303 pl_int plSetKernelComputeUnitGroupIds (pl_kernel kernel, size_t index
    , pl_int x, pl_int y, pl_int z);
304 // Kernel Set Global Offset
305 pl_int plSetKernelGlobalOffsets (pl_kernel kernel, pl_int x, pl_int y
    , pl_int z);
306 pl_int plSetKernelComputeUnitGlobalOffsets (pl_kernel kernel, size_t
    index, pl_int x, pl_int y, pl_int z);
307
308 // Kernel Run
309 pl_int plRunTask (pl_kernel kernel, pl_bool blocking);
310 pl_int plRunKernelComputeUnit (pl_kernel kernel, size_t index,
    pl_bool blocking);
311 pl_int plRunNDRangeKernel (pl_kernel kernel, pl_uint work_dim, const
    size_t *global_work_offset, const size_t *global_work_size,
    pl_bool blocking);
312 // Wait Kernel Run
313 pl_int plWaitTask (pl_kernel kernel);
314 pl_int plWaitKernelComputeUnit (pl_kernel kernel, size_t index);
315 pl_int plWaitNDRangeKernel (pl_kernel kernel);
316
317
318 // Load string from file
319 char* plToolsLoadFileContents(char *filepath);
320
321 // Copy file content to other file
322 pl_int plToolsCopyFileContents(char *source, char* target);
323
324
325 #ifndef __cplusplus
326 }
327 #endif
328
329 #endif /* SIMPLEPL.H */

```

Listing C.1: SimplePL header file

## C.2 SimplePL source

```

1 /*
2  * Copyright Grammatopoulos Athanasios Vasileios
3  * agrammatopoulos@isc.tuc.gr
4  * Technical University of Crete
5  *
6  * SimplePL Library
7  * version 1.2.1
8  */
9
10 // Include Header
11 #include "simplePL.h"
12 #include "tiny-json.h"
13

```

```

14
15 // System memory struct
16 typedef struct {
17     // System's memory objects
18     pl_memory mem;
19     // fd pointer to the /dev/buffer
20     int fd;
21
22     // Paths
23     char path_buffer[255];
24     char path_info[255];
25     char path_phys_addr[255];
26 } pllib_sys_memory;
27
28 // Basic pl data struct
29 typedef struct {
30     // A fd pointer to the /dev/mem
31     int dev_mem_fd;
32     // Save system's page size
33     int page_size;
34
35     // If lib is ready for use
36     int isReady;
37     // If PL is programmed
38     int isProgramed;
39     // A simple increment to identify
40     // which bitfile is currently
41     // programed on the PL
42     size_t programedID;
43
44     // System's memory objects
45     pllib_sys_memory sysmem[4];
46
47     // List of buffers
48     pl_buffer* buffers;
49     uint buffers_stack;
50 } pllib_device_struct;
51 // Initialise basic data
52 static pllib_device_struct pllib_device = {
53     .dev_mem_fd = 0,
54     .page_size = 0,
55
56     .isReady = PL_FALSE,
57     .isProgramed = PL_FALSE,
58     .programedID = 1
59 };
60
61 #define PL_MAX_BUFFERS 32
62
63
64
65 // Memory List functions
66 static void plBufferList_listBuffer (const pl_buffer buffer) {
67     for (int i = 0; i < PL_MAX_BUFFERS; ++i) {
68         if (plib_device.buffers[i] == NULL) {

```



```

69     pllib_device.buffers[i] = buffer;
70     if(pllib_device.buffers_stack <= i){
71         pllib_device.buffers_stack = i + 1;
72     }
73     return;
74 }
75 }
76 }
77 static void plBufferList_unlistBuffer (const pl_buffer buffer) {
78     for (int i = 0; i < PL_MAX_BUFFERS; ++i) {
79         if (plib_device.buffers[i] == buffer) {
80             pllib_device.buffers[i] = NULL;
81             if(pllib_device.buffers_stack == i + 1){
82                 pllib_device.buffers_stack--;
83             }
84             return;
85         }
86     }
87 }
88 static pl_bool plBufferList_isBuffer (pl_u32 address) {
89     for (int i = 0; i < PL_MAX_BUFFERS && i < pllib_device.
90         buffers_stack; ++i) {
91         if (address == (pl_u32) pllib_device.buffers[i]) {
92             return PL_TRUE;
93         }
94     }
95     return PL_FALSE;
96 }
97 // Init sys buffers
98 // Get the corresponding udmabuf<index> buffer
99 // Initialize it's info and variables
100 // Link it on a pl_memory object
101 // Map required pointers
102 static void plInitDevice_initSysMemory (int index, pllib_sys_memory*
103     sys_memory) {
104     // Allocate memory
105     sys_memory->mem = (pl_memory) malloc(4 * sizeof(struct _pl_memory))
106     ;
107     // Temp pointer to memory
108     pl_memory memory = sys_memory->mem;
109
110     // Init values
111     memory->isValid = PL_FALSE;
112     memory->name = NULL;
113     memory->address = 0;
114     memory->size = 0;
115     memory->bitfile = NULL;
116     memory->address_ptr = NULL;
117     memory->stack_offset = 0;
118
119     // Create paths
120     sprintf(sys_memory->path_buffer, "/dev/udmabuf%d", index);
121     sprintf(sys_memory->path_info, "/sys/class/udmabuf/udmabuf%d/",
122         index);

```

```

120 sprintf(sys_memory->path_phys_addr, "/sys/class/udmabuf/udmabuf%d/
    phys_addr", index);
121
122 // Check if exists
123 if (access(sys_memory->path_buffer, F_OK) == -1 ) {
124     // Error file dont exists
125     return;
126 }
127 // Open and mmap buffer
128 sys_memory->fd = open(sys_memory->path_buffer, ORDWR | O_SYNC);
129 if (sys_memory->fd == -1) {
130     // Error failed to open file
131     return;
132 }
133 // Map kernel base address
134 memory->address_ptr = mmap(NULL, 0x200000, PROT_READ|PROT_WRITE,
    MAP_SHARED, sys_memory->fd, 0);
135
136 // Parse name
137 memory->name = strdup(sys_memory->path_buffer);
138 // Parse address
139 char* phys_addr = plToolsLoadFileContents(sys_memory->
    path_phys_addr);
140 memory->address = (int) strtol(phys_addr, NULL, 0);
141 free(phys_addr);
142 // Parse size
143 memory->size = 0x200000;
144
145 // Set as valid
146 memory->isValid = PL_TRUE;
147 // Set as ready
148 memory->isReady = PL_TRUE;
149 }
150
151 // Init Device
152 // Initialize library's variables
153 // Map pointer to mmap and xdevcfg
154 // Initialize system buffers
155 pl_int plInitDevice () {
156     // If already initialized
157     if (plib_device.isReady == PL_TRUE) {
158         return PL_SUCCESS;
159     }
160
161     // Check if xdevcfg exist
162     if (access("/dev/xdevcfg", F_OK) == -1 ) {
163         return PL_XDEVCFG_NOT_FOUND;
164     }
165
166     // Check if xdevcfg can be written
167     if (access("/dev/xdevcfg", W_OK) == -1 ) {
168         return PL_XDEVCFG_NO_WRITE_PERMISSION;
169     }
170
171     // Open /dev/mem

```

```

172 pllib_device.dev_mem_fd = open("/dev/mem", ORDWR | O_SYNC);
173 if (plib_device.dev_mem_fd == -1) {
174     return PL_OPEN_DEVMEM_FAILED;
175 }
176
177 // Allocate list of buffers
178 pllib_device.buffers_stack = 0;
179 pllib_device.buffers = (pl_buffer*) malloc(PL_MAX_BUFFERS * sizeof(
    pl_buffer));
180 for (int i = 0; i < PL_MAX_BUFFERS; ++i) {
181     pllib_device.buffers[i] = NULL;
182 }
183
184 // Get sys buffers
185 for (int i = 0; i < 4; ++i){
186     plInitDevice_initSysMemory(i, &(plib_device.sysmem[i]));
187 }
188
189 // Save page size
190 pllib_device.page_size = getpagesize();
191
192 // Set as initialized
193 pllib_device.isReady = PL_TRUE;
194
195 // Return
196 return PL_SUCCESS;
197 }
198
199
200
201 // Get Bitfile Info - Parse Kernel Group
202 // Parse JSON with data about kernel group offsets
203 // Get X,Y,Z id offsets
204 // Get X,Y,Z offset offsets
205 static pl_kernel_group plGetBitfileInfo_parseKernelGroup(json_t const
    * data) {
206     // Get properties
207     json_t const* id_x_field = json_getProperty(data, "id_x");
208     json_t const* id_y_field = json_getProperty(data, "id_y");
209     json_t const* id_z_field = json_getProperty(data, "id_z");
210     json_t const* offset_x_field = json_getProperty(data, "offset_x");
211     json_t const* offset_y_field = json_getProperty(data, "offset_y");
212     json_t const* offset_z_field = json_getProperty(data, "offset_z");
213
214     // Validate properties
215     if (
216         id_x_field == NULL || json_getType(id_x_field) != JSON_TEXT ||
217         id_y_field == NULL || json_getType(id_y_field) != JSON_TEXT ||
218         id_z_field == NULL || json_getType(id_z_field) != JSON_TEXT ||
219         offset_x_field == NULL || json_getType(offset_x_field) !=
            JSON_TEXT ||
220         offset_y_field == NULL || json_getType(offset_y_field) !=
            JSON_TEXT ||
221         offset_z_field == NULL || json_getType(offset_z_field) !=
            JSON_TEXT

```

```

222 ) {
223     return NULL;
224 }
225
226 // Allocate memory
227 pl_kernel_group group = (pl_kernel_group) malloc(sizeof(struct
    _pl_kernel_group));
228
229 // Set data
230 group->id_x = (int)strtol(json_getValue(id_x_field), NULL, 0);
231 group->id_y = (int)strtol(json_getValue(id_y_field), NULL, 0);
232 group->id_z = (int)strtol(json_getValue(id_z_field), NULL, 0);
233 group->offset_x = (int)strtol(json_getValue(offset_x_field), NULL,
    0);
234 group->offset_y = (int)strtol(json_getValue(offset_y_field), NULL,
    0);
235 group->offset_z = (int)strtol(json_getValue(offset_z_field), NULL,
    0);
236
237 // Return
238 return group;
239 }
240
241 // Get Bitfile Info - Parse Kernel Control
242 // Parse JSON with data about kernel control offsets
243 // Get control offset
244 // Get interrupts offset
245 static void plGetBitfileInfo_parseKernelCtrl (json_t const* data,
    pl_kernel_ctrl ctrl) {
246 // Get properties
247 json_t const* ctrlfield = json_getProperty(data, "ctrl");
248 json_t const* giefield = json_getProperty(data, "gie");
249 json_t const* ierfield = json_getProperty(data, "ier");
250 json_t const* isrfield = json_getProperty(data, "isr");
251
252 // Init values
253 ctrl->hasCtrl = PL_TRUE;
254 ctrl->ctrl = 0x0;
255 ctrl->hasGIE = PL_FALSE;
256 ctrl->GIE = 0x0;
257 ctrl->hasIER = PL_FALSE;
258 ctrl->IER = 0x0;
259 ctrl->hasISR = PL_FALSE;
260 ctrl->ISR = 0x0;
261
262 // Parse control
263 if (ctrlfield != NULL && json_getType(ctrlfield) == JSON_TEXT) {
264     ctrl->hasCtrl = PL_TRUE;
265     ctrl->ctrl = (int)strtol(json_getValue(ctrlfield), NULL, 0);
266 }
267 // Parse Global Interrupt Enable
268 if (giefield != NULL && json_getType(giefield) == JSON_TEXT) {
269     ctrl->hasGIE = PL_TRUE;
270     ctrl->GIE = (int)strtol(json_getValue(giefield), NULL, 0);
271 }

```

```

272 // Parse IP Interrupt Enable
273 if (ierfield != NULL && json_getType(ierfield) == JSON_TEXT) {
274     ctrl->hasIER = PL_TRUE;
275     ctrl->IER = (int)strtol(json_getValue(ierfield), NULL, 0);
276 }
277 // Parse IP Interrupt Status
278 if (isrfield != NULL && json_getType(isrfield) == JSON_TEXT) {
279     ctrl->hasISR = PL_TRUE;
280     ctrl->ISR = (int)strtol(json_getValue(isrfield), NULL, 0);
281 }
282 }
283
284 // Get Bitfile Info - Parse Kernel Argument
285 // Parse JSON with data about kernel control offsets
286 // Get control offset
287 static void plGetBitfileInfo_parseKernelArg (json_t const* data,
288     pl_kernel_arg arg) {
289     // Get properties
290     json_t const* namefield = json_getProperty(data, "name");
291     json_t const* offsetfield = json_getProperty(data, "offset");
292     json_t const* sizefield = json_getProperty(data, "size");
293
294     // Init values
295     arg->isValid = PL_FALSE;
296     arg->name = NULL;
297     arg->offset = 0;
298     arg->size = 0;
299
300     // Validate properties
301     if (
302         namefield == NULL || json_getType(namefield) != JSON_TEXT ||
303         offsetfield == NULL || json_getType(offsetfield) != JSON_TEXT ||
304         (sizefield != NULL && json_getType(sizefield) != JSON_INTEGER)
305     ) {
306         return;
307     }
308
309     // Parse name
310     arg->name = strdup(json_getValue(namefield));
311     // Parse offset
312     arg->offset = (int)strtol(json_getValue(offsetfield), NULL, 0);
313     // Parse size
314     if (sizefield != NULL) {
315         arg->size = json_getInteger(sizefield);
316     }
317     // Set as valid
318     arg->isValid = PL_TRUE;
319 }
320
321 // Get Bitfile Info - Parse Kernel Arguments List
322 // Parse JSON with data about kernel arguments
323 static pl_kernel_arg* plGetBitfileInfo_parseKernelArgs (json_t const*
324     list, int* length) {
325     // Init variables
326     pl_u32 index = 0;

```

```

325 json_t const* item;
326
327 // Count kernel arguments
328 for (item = json_getChild(list); item != 0; item = json_getSibling(
    item)) {
329     if (JSON_OBJ == json_getType(item)){
330         index ++;
331     }
332 }
333 *length = index;
334
335 // Allocate memory for the kernel arguments
336 pl_kernel_arg* args = (pl_kernel_arg*) malloc((*length) * sizeof(
    pl_kernel_arg));
337
338 // For each kernel argument
339 index = 0;
340 for (item = json_getChild(list); item != 0; item = json_getSibling(
    item)) {
341     if (JSON_OBJ == json_getType(item)){
342         // Parse kernel argument
343         args[index] = (pl_kernel_arg) malloc(sizeof(struct
            _pl_kernel_arg));
344         plGetBitfileInfo_parseKernelArg(item, args[index]);
345         args[index]->index = index;
346         index++;
347     }
348 }
349
350 return args;
351 }
352
353 // Get Bitfile Info - Parse Kernel
354 // Parse JSON with data about kernel
355 static void plGetBitfileInfo_parseKernel (json_t const* data,
    pl_kernel kernel) {
356     // Get properties
357     json_t const* namefield = json_getProperty(data, "name");
358     json_t const* addressfield = json_getProperty(data, "address");
359     json_t const* workgroupfield = json_getProperty(data, "workgroup");
360     json_t const* sizefield = json_getProperty(data, "size");
361     json_t const* controlfield = json_getProperty(data, "control");
362     json_t const* groupfield = json_getProperty(data, "group");
363     json_t const* argumentsList = json_getProperty(data, "arguments");
364
365     // Init values
366     kernel->isValid = PL_FALSE;
367     kernel->name = NULL;
368
369     kernel->compute_units = 0;
370     kernel->address = NULL;
371     kernel->address_ptr = NULL;
372     kernel->workgroup[0] = 0;
373     kernel->workgroup[1] = 0;
374     kernel->workgroup[2] = 0;

```

```

375 kernel->size = 0;
376
377 kernel->hasGroup = PL_FALSE;
378 kernel->num_args = 0;
379 kernel->args = NULL;
380 kernel->ctrl = NULL;
381 kernel->group = NULL;
382
383 kernel->bitfile = NULL;
384
385 // Validate properties
386 if (
387     namefield == NULL || json_getType(namefield) != JSON_TEXT ||
388     addressfield == NULL || json_getType(addressfield) != JSON_ARRAY
389     ||
390     workgroupfield == NULL || json_getType(workgroupfield) !=
JSON_ARRAY ||
391     sizefield == NULL || json_getType(sizefield) != JSON_INTEGER ||
392     controlfield == NULL || json_getType(controlfield) != JSON_OBJ ||
393     (groupfield != NULL && json_getType(groupfield) != JSON_OBJ) ||
394     (argumentsList != NULL && json_getType(argumentsList) !=
JSON_ARRAY)
395 ) {
396     return;
397 }
398
399 // Count compute_units (number of addresses)
400 json_t const* item;
401 for (item = json_getChild(addressfield); item != 0; item =
json_getSibling(item)) {
402     if (JSON_TEXT == json_getType(item)){
403         kernel->compute_units ++;
404     }
405 }
406 if (kernel->compute_units == 0) {
407     return;
408 }
409
410 // Get kernel size
411 int i = 0;
412 for (item = json_getChild(workgroupfield); item != 0 && i < 3; item
= json_getSibling(item)) {
413     if (JSON_INTEGER == json_getType(item)){
414         kernel->workgroup[i] = json_getInteger(item);
415         if (kernel->workgroup[i] == 0) {
416             return;
417         }
418         i++;
419     }
420 }
421
422 // Parse controls
423 kernel->ctrl = (pl_kernel_ctrl) malloc(sizeof(struct
_pl_kernel_ctrl));

```

```

424 plGetBitfileInfo_parseKernelCtrl(controlfield , kernel->ctrl);
425 kernel->ctrl->kernel = kernel;
426 // Parse group
427 if (groupfield != NULL) {
428     kernel->group = plGetBitfileInfo_parseKernelGroup(groupfield);
429     if (kernel->group != NULL) {
430         kernel->hasGroup = PL_TRUE;
431     }
432 }
433 // Parse name
434 kernel->name = strdup(json_getValue(namefield));
435 // Parse address
436 i = 0;
437 kernel->address = (pl_u32*) malloc(kernel->compute_units * sizeof(
    pl_u32));
438 kernel->address_ptr = (void**) malloc(kernel->compute_units *
    sizeof(void*));
439 for (item = json_getChild(addressfield); item != 0; item =
    json_getSibling(item)) {
440     if (JSON_TEXT == json_getType(item)){
441         kernel->address[i] = (int)strtol(json_getValue(item), NULL, 0);
442         kernel->address_ptr[i] = NULL;
443         i++;
444     }
445 }
446 // Parse size
447 kernel->size = json_getInteger(sizefield);
448 if (kernel->size == 0) kernel->size = pllib_device.page_size;
449 // Parse arguments
450 kernel->num_args = 0;
451 if(argumentsList != NULL){
452     kernel->args = plGetBitfileInfo_parseKernelArgs(argumentsList , &(
    kernel->num_args));
453     for (int i = 0; i < kernel->num_args; ++i) {
454         kernel->args[i]->kernel = (void *) kernel;
455     }
456 }
457 // Set as valid
458 kernel->isValid = PL_TRUE;
459 }
460
461 // Get Bitfile Info - Parse Kernels List
462 static pl_kernel* plGetBitfileInfo_parseKernels (json_t const* list ,
    int* length) {
463     // Init variables
464     pl_u32 index = 0;
465     json_t const* item;
466
467     // Count kernels
468     for (item = json_getChild(list); item != 0; item = json_getSibling(
    item)) {
469         if (JSON_OBJ == json_getType(item)){
470             index ++;
471         }
472     }

```



```

473 *length = index;
474
475 // Allocate memory for the kernels
476 pl_kernel* kernels = (pl_kernel*) malloc(index * sizeof(pl_kernel))
    ;
477
478 // For each kernel
479 index = 0;
480 for (item = json_getChild(list); item != 0; item = json_getSibling(
    item)) {
481     if (JSON_OBJ == json_getType(item)){
482         // Parse kernel
483         kernels[index] = (pl_kernel) malloc(sizeof(struct _pl_kernel));
484         plGetBitfileInfo_parseKernel(item, kernels[index]);
485         kernels[index]->index = index;
486         index++;
487     }
488 }
489
490 return kernels;
491 }
492
493 // Get Bitfile Info - Parse Memory
494 static void plGetBitfileInfo_parseMemory (json_t const* data,
    pl_memory memory) {
495     // Get properties
496     json_t const* namefield = json_getProperty(data, "name");
497     json_t const* addressfield = json_getProperty(data, "address");
498     json_t const* sizefield = json_getProperty(data, "size");
499     json_t const* argumentsList = json_getProperty(data, "arguments");
500
501     // Init values
502     memory->isValid = PL_FALSE;
503     memory->name = NULL;
504     memory->address = 0;
505     memory->size = 0;
506     memory->bitfile = NULL;
507     memory->address_ptr = NULL;
508     memory->stack_offset = 0;
509
510     // Validate properties
511     if (
512         namefield == NULL || json_getType(namefield) != JSON_TEXT ||
513         addressfield == NULL || json_getType(addressfield) != JSON_TEXT
514         ||
515         sizefield == NULL || json_getType(sizefield) != JSON_INTEGER
516     ) {
517         return;
518     }
519
520     // Parse name
521     memory->name = strdup(json_getValue(namefield));
522     // Parse address
523     memory->address = (int) strtol(json_getValue(addressfield), NULL, 0)
    ;

```

```

523 // Parse size
524 memory->size = json_getInteger(sizefield);
525 if (memory->size == 0) memory->size = pllib_device.page_size;
526 // Set as valid
527 memory->isValid = PL_TRUE;
528 }
529
530 // Get Bitfile Info - Parse Memories List
531 static pl_memory* plGetBitfileInfo_parseMemories (json_t const* list,
532 int* length) {
533 // Init variables
534 pl_u32 index = 0;
535 json_t const* item;
536
537 // Count memories
538 for (item = json_getChild(list); item != 0; item = json_getSibling(
539 item)) {
540 if (JSON_OBJ == json_getType(item)){
541 index ++;
542 }
543 }
544 *length = index;
545
546 // Allocate memory for the memories
547 pl_memory* memories = (pl_memory*) malloc(index * sizeof(pl_memory)
548 );
549
550 // For each memory
551 index = 0;
552 for (item = json_getChild(list); item != 0; item = json_getSibling(
553 item)) {
554 if (JSON_OBJ == json_getType(item)){
555 // Parse memory
556 memories[index] = (pl_memory) malloc(sizeof(struct _pl_memory))
557 ;
558 plGetBitfileInfo_parseMemory(item, memories[index]);
559 memories[index]->index = index;
560 index++;
561 }
562 }
563 }
564
565 return memories;
566 }
567
568 // Get Bitfile Info
569 pl_int plGetBitfileInfo (pl_bitfile* bitfile, const char * path,
570 const char * name) {
571 // Check pointer
572 if (bitfile == NULL) {
573 return PL_NULL_POINTER;
574 }
575
576 // Get string lengths
577 size_t len_path = strlen(path);
578 size_t len_name = strlen(name);

```

```

572 // Allocate memory for paths
573 char* path_bitfile = malloc(len_path + len_name + 4 + 1);
574 char* path_info = malloc(len_path + len_name + 5 + 1);
575 // Construct paths
576 strcpy(path_bitfile, path);
577 strcat(path_bitfile, name);
578 strcat(path_bitfile, ".bit");
579 strcpy(path_info, path);
580 strcat(path_info, name);
581 strcat(path_info, ".json");
582
583 // Check if files exists
584 int error = 0;
585 if (error == 0 && (access(path_bitfile, F_OK) == -1 || access(
586     path_info, F_OK) == -1)) {
587     error = PL_FILE_NOT_FOUND;
588 }
589 // Check file permissions
590 if (error == 0 && (access(path_bitfile, R_OK) == -1 || access(
591     path_info, R_OK) == -1)) {
592     error = PL_FILE_PERMISSIONS_ERROR;
593 }
594 // If an error exist return it
595 if (error != 0) {
596     free(path_bitfile);
597     free(path_info);
598     return error;
599 }
600
601 // Read bitfile info
602 char* info_string = plToolsLoadFileContents(path_info);
603 free(path_info);
604 if (info_string == NULL) {
605     free(path_bitfile);
606     return PL_NOT_ENOUGH_MEMORY;
607 }
608
609 // Parse bitfile info
610 json_t pool[512];
611 json_t const* root = json_create(info_string, pool, 512);
612 if (root == NULL) {
613     free(path_bitfile);
614     free(info_string);
615     return PL_FILE_INVALID_FORMAT;
616 }
617
618 // Try to get data
619 json_t const* namefield = json_getProperty(root, "name");
620 json_t const* kernelsList = json_getProperty(root, "kernels");
621 json_t const* memoriesList = json_getProperty(root, "memories");
622
623 // Check if data exist
624 if (

```

```

625     namefield == NULL || json_getType(namefield) != JSON_TEXT ||
626     (kernelsList != NULL && json_getType(kernelsList) != JSON_ARRAY)
    ||
627     (memoriesList != NULL && json_getType(memoriesList) != JSON_ARRAY
    )
628 ) {
629     free(path_bitfile);
630     free(info_string);
631     return PL_FILE_INVALID_FORMAT;
632 }
633
634 // Create a bitfile object
635 pl_bitfile b;
636 b = (pl_bitfile) malloc(sizeof(struct _pl_bitfile));
637 b->name = NULL;
638 b->path = path_bitfile;
639 b->num_kernels = 0;
640 b->kernels = NULL;
641 b->num_memories = 0;
642 b->memories = NULL;
643 b->programedID = 0;
644
645 // Set name
646 b->name = strdup(json_getValue(namefield));
647
648 // Parse kernels
649 int i = 0;
650 if (kernelsList != NULL) {
651     b->kernels = plGetBitfileInfo_parseKernels(kernelsList, &(b->
        num_kernels));
652     for (i = 0; i < b->num_kernels; ++i) {
653         b->kernels[i]->bitfile = (void *) b;
654     }
655 }
656
657 // Parse memories
658 if (memoriesList != NULL) {
659     b->memories = plGetBitfileInfo_parseMemories(memoriesList, &(b->
        num_memories));
660     for (i = 0; i < b->num_memories; ++i) {
661         b->memories[i]->bitfile = (void *) b;
662     }
663 }
664
665 // Return data
666 *bitfile = b;
667 return PL_SUCCESS;
668 }
669
670
671
672 // Check if bitfile is programed
673 pl_bool plIsProgramed(pl_bitfile bitfile) {
674     // If this is not the bitfile programmed on pl
675     if (pllib_device.programedID != bitfile->programedID) {

```

```

676     return PL_FALSE;
677 }
678 return PL_TRUE;
679 }
680
681 // Program PL using bitfile info
682 pl_int plProgram (pl_bitfile bitfile) {
683     // Check pointer
684     if (bitfile == NULL) {
685         return PL_NULL_POINTER;
686     }
687
688     // Program device using xdevcfg
689     pl_int result = plToolsCopyFileContents(bitfile->path, "/dev/
xdevcfg");
690     if (result != PL_SUCCESS) {
691         return PL_XDEVCFG_WRITE_FAILED;
692     }
693
694     // Check if program done
695     char * prog_done = plToolsLoadFileContents("/sys/class/xdevcfg/
xdevcfg/device/prog-done");
696     if (prog_done == NULL || prog_done[0] != '1') {
697         pllib_device.isProgramed = PL_FALSE;
698         return PL_XDEVCFG_PROGRAM_FAILED;
699     }
700
701     // Set as programmed
702     pllib_device.isProgramed = PL_TRUE;
703
704     // Increase programedID and set new
705     pllib_device.programedID++;
706     bitfile->programedID = pllib_device.programedID;
707
708     // Return
709     return PL_SUCCESS;
710 }
711
712
713
714 // Initialize a bitfile that is programmed on pl
715 pl_int plBitfileInitialize (pl_bitfile bitfile, pl_mask mask) {
716     // Check pointer
717     if (bitfile == NULL) {
718         return PL_NULL_POINTER;
719     }
720
721     // If this is not the bitfile programmed on pl
722     if (plib_device.programedID != bitfile->programedID) {
723         return PL_NOT_PROGRAMED;
724     }
725
726     // If already initialized
727     if (bitfile->isReady == PL_TRUE) {
728         return PL_SUCCESS;

```

```

729 }
730
731 // Prepare variables
732 int i = 0;
733 size_t address;
734 size_t offset;
735
736 // If init kernels
737 if (pl_match_mask(mask, PL_BITFILE_INIT_ALL) || pl_match_mask(mask,
    PL_BITFILE_INIT_KERNELS)) {
738     // Map kernels physical addresses to virtuals
739     for (i = 0; i < bitfile->num_kernels; ++i) {
740         plKernelInitialize(bitfile->kernels[i]);
741     }
742 }
743
744 // If init memories
745 if (pl_match_mask(mask, PL_BITFILE_INIT_ALL) || pl_match_mask(mask,
    PL_BITFILE_INIT_MEMORIES)) {
746     // Map memories physical addresses to virtuals
747     for (i = 0; i < bitfile->num_memories; ++i) {
748         plMemoryInitialize(bitfile->memories[i]);
749     }
750 }
751
752 // Set as ready
753 bitfile->isReady = PL_TRUE;
754
755 // Return success
756 return PL_SUCCESS;
757 }
758
759 // Initialize a bitfile's kernel that is programmed on pl
760 pl_int plKernelInitialize (pl_kernel kernel) {
761     // Check pointer
762     if (kernel == NULL) {
763         return PL_NULL_POINTER;
764     }
765
766     // Get bitfile
767     pl_bitfile bitfile = (pl_bitfile) kernel->bitfile;
768
769     // If this is not the bitfile programmed on pl
770     if (plib_device.progamedID != bitfile->progamedID) {
771         return PL_NOT_PROGRAMED;
772     }
773
774     // If not valid
775     if (kernel->isValid != PL_TRUE) {
776         return PL_NOT_VALID;
777     }
778
779     // If already initialized
780     if (kernel->isReady == PL_TRUE) {
781         return PL_SUCCESS;

```

```

782 }
783
784 int i;
785 size_t address;
786 size_t offset;
787
788 // For each unit
789 for (i = 0; i < kernel->compute_units; ++i) {
790     // Calculate address and offset
791     address = (kernel->address[i] & ~(plib_device.page_size - 1));
792     offset = (kernel->address[i] - address);
793
794     // Map kernel base address
795     kernel->address_ptr[i] = mmap(NULL, kernel->size + offset,
796     PROT.READ|PROT.WRITE, MAP.SHARED, pllib_device.dev_mem_fd, address
797     );
798
799     // Check for errors
800     if (kernel->address_ptr[i] == MAP_FAILED) {
801         kernel->address_ptr[i] = NULL;
802         return PL_MEMORY_MAP_FAILED;
803     }
804
805     // Move pointer on offset
806     kernel->address_ptr[i] += offset;
807 }
808
809 // Set as ready
810 kernel->isReady = PL_TRUE;
811
812 // Return success
813 return PL_SUCCESS;
814 }
815
816 // Initialize a bitfile's memory that is programmed on pl
817 pl_int plMemoryInitialize (pl_memory memory) {
818     // Check pointer
819     if (memory == NULL) {
820         return PL_NULL_POINTER;
821     }
822
823     // Get bitfile
824     pl_bitfile bitfile = (pl_bitfile) memory->bitfile;
825
826     // If this is not the bitfile programmed on pl
827     if (plib_device.programmedID != bitfile->programmedID) {
828         return PL_NOT_PROGRAMMED;
829     }
830
831     // If not valid
832     if (memory->isValid != PL_TRUE) {
833         return PL_NOT_VALID;
834     }
835
836     // If already initialized

```

```

835     if (memory->isReady == PL_TRUE) {
836         return PL_SUCCESS;
837     }
838
839     // Calculate address and offset
840     size_t address = (memory->address & ~(plib_device.page_size - 1))
841     );
842     size_t offset = (memory->address - address);
843
844     // Map memory base address
845     memory->address_ptr = mmap(NULL, memory->size + offset, PROT_READ|
846     PROT_WRITE, MAP_SHARED, plib_device.dev_mem_fd, address);
847
848     // Check for errors
849     if (memory->address_ptr == MAP_FAILED) {
850         memory->address_ptr = NULL;
851         return PL_MEMORY_MAP_FAILED;
852     }
853
854     // Move pointer on offset
855     memory->address_ptr += offset;
856     // Set as ready
857     memory->isReady = PL_TRUE;
858
859     // Return success
860     return PL_SUCCESS;
861 }
862
863 // Release a bitfile
864 pl_int plBitfileRelease (pl_bitfile bitfile) {
865     // Check pointer
866     if (bitfile == NULL) {
867         return PL_NULL_POINTER;
868     }
869
870     int i;
871
872     // For each kernel
873     for (i = 0; i < bitfile->num_kernels; ++i) {
874         plKernelRelease (bitfile->kernels[i]);
875         free(bitfile->kernels[i]);
876     }
877     free(bitfile->kernels);
878
879     // For each memory
880     for (i = 0; i < bitfile->num_memories; ++i) {
881         plMemoryRelease (bitfile->memories[i]);
882         free(bitfile->memories[i]);
883     }
884     free(bitfile->memories);
885
886     // Release strings
887     free(bitfile->name);

```



```

888     free(bitfile->path);
889
890     // Set as not ready
891     bitfile->isReady = PLFALSE;
892     // Set as not programed
893     bitfile->programedID = 0;
894
895     // Release bitfile
896     free(bitfile);
897
898     // Return success
899     return PLSUCCESS;
900 }
901
902 // Release a kernel
903 pl_int plKernelRelease (pl_kernel kernel) {
904     // Check pointer
905     if (kernel == NULL) {
906         return PLNULL_POINTER;
907     }
908
909     int i;
910     size_t address;
911     size_t offset;
912
913     // For each unit
914     for (i = 0; i < kernel->compute_units; ++i) {
915         // Calculate address and offset
916         address = (((size_t) kernel->address_ptr[i]) & ~(plib_device.
page_size - 1));
917         offset = (((size_t) kernel->address_ptr[i]) - address);
918
919         // Un map kernel
920         if (munmap((void *) kernel->address_ptr[i], kernel->size + offset
) != 0) {
921             return PLMEMORY_UNMAP_FAILED;
922         }
923     }
924
925     // Release name
926     free(kernel->name);
927
928     // For each argument
929     for (int i = 0; i < kernel->num_args; ++i) {
930         // Release name
931         free(kernel->args[i]->name);
932         // Set as not valid
933         kernel->args[i]->isValid = PLFALSE;
934     }
935     // Free arguments
936     free(kernel->args);
937
938     // Free control
939     free(kernel->ctrl);
940

```

```

941 // Disable flags
942 kernel->isValid = PL_FALSE;
943 kernel->isReady = PL_FALSE;
944
945 // Return success
946 return PL_SUCCESS;
947 }
948
949 // Release a memory
950 pl_int plMemoryRelease (pl_memory memory) {
951 // Check pointer
952 if (memory == NULL) {
953 return PL_NULL_POINTER;
954 }
955
956 // Calculate address and offset
957 size_t address = (((size_t) memory->address_ptr) & ~(plib_device.
    page_size - 1)));
958 size_t offset = (((size_t) memory->address_ptr) - address);
959
960 // Un map memory
961 if (munmap((void *) memory->address_ptr, memory->size + offset) !=
    0) {
962 return PL_MEMORY_UNMAP_FAILED;
963 }
964
965 // Release name
966 free(memory->name);
967
968 // Disable flags
969 memory->isValid = PL_FALSE;
970 memory->isReady = PL_FALSE;
971
972 // Return success
973 return PL_SUCCESS;
974 }
975
976
977
978 // Create a buffer
979 pl_buffer plCreateBuffer (pl_memory memory, size_t size, pl_int *
    errcode_ret) {
980 // Check if memory is not ready
981 if (memory->isReady != PL_TRUE) {
982 *errcode_ret = PL_NOT_READY;
983 return NULL;
984 }
985
986 // Make size multiple of 4
987 if (size % 4) {
988 size = size + (4 - size % 4);
989 }
990
991 // Check if enough memory
992 if ((memory->stack_offset + size) > memory->size) {

```

```

993     *errcode_ret = PL_NOT_ENOUGH_MEMORY;
994     return NULL;
995 }
996
997 pl_buffer buffer;
998 // Allocate buffer memory
999 buffer = (pl_buffer) malloc(sizeof(struct _pl_buffer));
1000 // Allocate memory
1001 buffer->address = memory->address + memory->stack_offset;
1002 buffer->address_ptr = memory->address_ptr + memory->stack_offset;
1003 // Move stack pointer
1004 memory->stack_offset += size;
1005 // Set size
1006 buffer->size = size;
1007 // Set memory
1008 buffer->memory = memory;
1009 // Set pointer to address
1010 buffer->arg = (void*) &(buffer->address);
1011
1012 // TODO : buffer allocation on memory is not so good
1013
1014 // Save buffer address
1015 plBufferList_listBuffer(buffer);
1016
1017 // Return buffer
1018 *errcode_ret = PL_SUCCESS;
1019 return buffer;
1020 }
1021
1022 // Release a buffer
1023 pl_int plReleaseBuffer (pl_buffer buffer) {
1024     // Check pointer
1025     if (buffer == NULL) {
1026         return PL_NULL_POINTER;
1027     }
1028
1029     // Delete buffer address
1030     plBufferList_unlistBuffer(buffer);
1031
1032     // Clear buffer memory
1033     free(buffer);
1034
1035     // Return success
1036     return PL_SUCCESS;
1037 }
1038
1039 // Clear memory
1040 pl_int plClearMemory (pl_memory memory) {
1041     // Check pointer
1042     if (memory == NULL) {
1043         return PL_NULL_POINTER;
1044     }
1045
1046     // Reset stack offset
1047     memory->stack_offset = 0;

```

```

1048
1049 // Return success
1050 return PL_SUCCESS;
1051 }
1052
1053
1054
1055 // Write buffer
1056 pl_int plWriteBuffer (pl_buffer buffer, size_t offset, size_t size,
1057                      const void *ptr) {
1058 // Check pointer
1059 if (buffer == NULL || ptr == NULL) {
1060     return PL_NULL_POINTER;
1061 }
1062
1063 // Calculate target
1064 char* b = buffer->address_ptr + offset;
1065
1066 // Copy data to the buffer
1067
1068 // Serial copy?
1069 //for (int i = 0; i < size; ++i) {
1070 //    b[i] = ((char*) ptr)[i];
1071 //}
1072
1073 // Better let the compiler handle it
1074 memcpy(b, ptr, size);
1075
1076 return PL_SUCCESS;
1077 }
1078
1079 // Read buffer
1080 pl_int plReadBuffer (pl_buffer buffer, size_t offset, size_t size,
1081                    void *ptr) {
1082 // Check pointer
1083 if (buffer == NULL || ptr == NULL) {
1084     return PL_NULL_POINTER;
1085 }
1086
1087 // Calculate target
1088 char* b = buffer->address_ptr + offset;
1089
1090 // Copy data from the buffer
1091
1092 // Serial copy?
1093 //for (int i = 0; i < size; ++i) {
1094 //    ((char*) ptr)[i] = b[i];
1095 //}
1096
1097 // Better let the compiler handle it
1098 memcpy(ptr, b, size);
1099
1100 return PL_SUCCESS;
1101 }

```

```

1101
1102
1103 // Get kernel methods
1104 pl_kernel plGetKernelByIndex (pl_bitfile bitfile , size_t index) {
1105     // Check pointer
1106     if (bitfile == NULL) {
1107         return NULL;
1108     }
1109
1110     // Check kernel number
1111     if (index < bitfile->num_kernels && index >= 0) {
1112         return bitfile->kernels[index];
1113     }
1114
1115     // Not found
1116     return NULL;
1117 }
1118 pl_kernel plGetKernelByName (pl_bitfile bitfile , char* name) {
1119     // Check pointer
1120     if (bitfile == NULL) {
1121         return NULL;
1122     }
1123
1124     // Search in kernels
1125     for (int i = 0; i < bitfile->num_kernels; ++i) {
1126         if (bitfile->kernels[i]->isValid == PL_TRUE && strcmp(bitfile->
1127             kernels[i]->name, name) == 0) {
1128             return bitfile->kernels[i];
1129         }
1130     }
1131
1132     // Not found
1133     return NULL;
1134 }
1135 // Get system memory
1136 pl_memory plGetSysMemoryByIndex (size_t index) {
1137     // Check memory number
1138     if (index >= 0 && index < 4) {
1139         return pllib_device.sysmem[index].mem;
1140     }
1141
1142     // Not found
1143     return NULL;
1144 }
1145
1146 // Get memory methods
1147 pl_memory plGetMemoryByIndex (pl_bitfile bitfile , size_t index) {
1148     // Check pointer
1149     if (bitfile == NULL) {
1150         return NULL;
1151     }
1152
1153     // Check memory number
1154     if (index < bitfile->num_memories && index >= 0) {

```

```

1155     return bitfile->memories[index];
1156 }
1157
1158 // Not found
1159 return NULL;
1160 }
1161 pl_memory plGetMemoryByName (pl_bitfile bitfile , char* name) {
1162     // Check pointer
1163     if (bitfile == NULL) {
1164         return NULL;
1165     }
1166
1167     // Search in memories
1168     for (int i = 0; i < bitfile->num_memories; ++i) {
1169         if (bitfile->memories[i]->isValid == PL_TRUE && strcmp(bitfile->
1170             memories[i]->name, name) == 0) {
1171             return bitfile->memories[i];
1172         }
1173     }
1174
1175     // Not found
1176     return NULL;
1177 }
1178
1179 // Interrupts
1180 // Kernel Set Global Interrupt
1181 pl_int plSetKernelGlobalInterrupt (pl_kernel kernel , pl_bool type) {
1182     // Check pointer
1183     if (kernel == NULL) {
1184         return PL_NULL_POINTER;
1185     }
1186
1187     // If this is not the bitfile programmed on pl
1188     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
1189         programedID) {
1190         return PL_NOT_PROGRAMED;
1191     }
1192
1193     // Check data
1194     if (kernel->isReady != PL_TRUE) {
1195         return PL_NOT_READY;
1196     }
1197     if (kernel->ctrl->hasGIE != PL_TRUE) {
1198         return PL_NOT_VALID;
1199     }
1200
1201     int index;
1202
1203     // Set register
1204     if (type == PL_ENABLE) {
1205         // Enable
1206         for (index = 0; index < kernel->compute_units; ++index)

```

```

1207     PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->GIE
1208     , 1);
1209 }
1210 else if (type == PL_DISABLE) {
1211     // Disable
1212     for (index = 0; index < kernel->compute_units; ++index)
1213         PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->GIE
1214         , 0);
1215 }
1216 else {
1217     // Unknown type
1218     return PL_FAILED;
1219 }
1220 // Return success
1221 return PL_SUCCESS;
1222 }
1223 pl_int plSetKernelComputeUnitGlobalInterrupt (pl_kernel kernel,
1224     size_t index, pl_bool type) {
1225     // Check pointer
1226     if (kernel == NULL) {
1227         return PL_NULL_POINTER;
1228     }
1229     // If this is not the bitfile programmed on pl
1230     if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
1231         programmedID) {
1232         return PL_NOT_PROGRAMED;
1233     }
1234     // Check data
1235     if (kernel->isReady != PL_TRUE) {
1236         return PL_NOT_READY;
1237     }
1238     if (kernel->ctrl->hasGIE != PL_TRUE) {
1239         return PL_NOT_VALID;
1240     }
1241     if (kernel->compute_units <= index) {
1242         return PL_NOT_FOUND;
1243     }
1244     int i;
1245     // Set register
1246     if (type == PL_ENABLE) {
1247         // Enable
1248         PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->GIE,
1249         1);
1250     }
1251     else if (type == PL_DISABLE) {
1252         // Disable
1253         PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->GIE,
1254         0);
1255     }
1256     else {

```

```

1256     // Unknown type
1257     return PLFAILED;
1258 }
1259
1260 // Return success
1261 return PLSUCCESS;
1262 }
1263
1264 // Kernel Set IP Interrupts
1265 pl_int plSetKernelInterrupt (pl_kernel kernel, pl_bool type, pl_mask
    mask) {
1266     // Check pointer
1267     if (kernel == NULL) {
1268         return PLNULL_POINTER;
1269     }
1270
1271     // If this is not the bitfile programmed on pl
1272     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
        programedID) {
1273         return PLNOT_PROGRAMED;
1274     }
1275
1276     // Check data
1277     if (kernel->isReady != PLTRUE) {
1278         return PLNOT_READY;
1279     }
1280     if (kernel->ctrl->hasGIE != PLTRUE) {
1281         return PLNOT_VALID;
1282     }
1283
1284     // Check type
1285     if (type != PLENABLE && type != PLDISABLE) {
1286         return PLFAILED;
1287     }
1288
1289     pl_u32 value;
1290
1291     // For each unit
1292     for (int index = 0; index < kernel->compute_units; ++index){
1293         // Get register
1294         value = PL_Read_Register(kernel->address_ptr[index], kernel->ctrl
            ->IER);
1295
1296         // Set register
1297         if (type == PLENABLE) {
1298             // Enable
1299             PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->IER
                , value | mask);
1300         }
1301         else {
1302             // Disable
1303             PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->IER
                , value & (~mask));
1304         }
1305     }

```



```

1306
1307 // Return success
1308 return PLSUCCESS;
1309 }
1310 pl_int plSetKernelComputeUnitInterrupt (pl_kernel kernel, size_t
      index, pl_bool type, pl_mask mask) {
1311 // Check pointer
1312 if (kernel == NULL) {
1313     return PL_NULL_POINTER;
1314 }
1315
1316 // If this is not the bitfile programmed on pl
1317 if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
      programmedID) {
1318     return PL_NOT_PROGRAMED;
1319 }
1320
1321 // Check data
1322 if (kernel->isReady != PL_TRUE) {
1323     return PL_NOT_READY;
1324 }
1325 if (kernel->ctrl->hasGIE != PL_TRUE) {
1326     return PL_NOT_VALID;
1327 }
1328 if (kernel->compute_units <= index) {
1329     return PL_NOT_FOUND;
1330 }
1331
1332 // Check type
1333 if (type != PL_ENABLE && type != PL_DISABLE) {
1334     return PL_FAILED;
1335 }
1336
1337 pl_u32 value;
1338
1339 // Get register
1340 value = PL_Read_Register(kernel->address_ptr[index], kernel->ctrl->
      IER);
1341
1342 // Set register
1343 if (type == PL_ENABLE) {
1344     // Enable
1345     PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->IER,
      value | mask);
1346 }
1347 else {
1348     // Disable
1349     PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->IER,
      value & (~mask));
1350 }
1351
1352 // Return success
1353 return PLSUCCESS;
1354 }
1355

```

```

1356
1357
1358 // Get argument index by name
1359 static pl_uint plGetKernelArgIndexByName (pl_kernel kernel, const
      char *name) {
1360 // For each argument
1361 for (int i = 0; i < kernel->num_args; ++i) {
1362     if (kernel->args[i]->isValid == PL_TRUE && strcmp(kernel->args[i]
        ]->name, name) == 0) {
1363         // Return index
1364         return i;
1365     }
1366 }
1367
1368 // Return not found
1369 return kernel->num_args;
1370 }
1371
1372 // Kernel Set Argument
1373 pl_int plSetKernelArg (pl_kernel kernel, pl_uint arg_index, size_t
      arg_size, const void *arg_value) {
1374 // Check pointers
1375 if (kernel == NULL || arg_value == NULL) {
1376     return PL_NULL_POINTER;
1377 }
1378
1379 // If this is not the bitfile programmed on pl
1380 if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
      programmedID) {
1381     return PL_NOT_PROGRAMMED;
1382 }
1383
1384 // Check kernel and argument
1385 if (kernel->isReady != PL_TRUE) {
1386     return PL_NOT_READY;
1387 }
1388 if (arg_index >= kernel->num_args) {
1389     return PL_NOT_FOUND;
1390 }
1391 if (kernel->args[arg_index]->isValid != PL_TRUE) {
1392     return PL_NOT_VALID;
1393 }
1394
1395 // Value variable
1396 pl_u32* value = (pl_u32*) arg_value;
1397 // Check if buffer
1398 if (plBufferList_isBuffer((pl_u32) *((pl_buffer*) arg_value)) ==
      PL_TRUE) {
1399     value = (pl_u32*) ((pl_buffer*) arg_value)->arg;
1400     arg_size = 0;
1401 }
1402
1403 // Argument address variable
1404 void* arg;
1405

```

```

1406 // For each unit
1407 for (int index = 0; index < kernel->compute_units; ++index) {
1408     // Get argument pointer
1409     arg = kernel->address_ptr[index] + kernel->args[arg_index]->
offset;
1410     // Get size
1411     if (arg_size == 0) {
1412         arg_size = kernel->args[arg_index]->size;
1413     }
1414
1415     // Write registers
1416     for (int offset = 0; offset < arg_size; offset += 4) {
1417         PL_Write_Register(arg, offset, *(value + offset));
1418     }
1419 }
1420
1421 // Return success
1422 return PL_SUCCESS;
1423 }
1424 pl_int plSetKernelComputeUnitArg (pl_kernel kernel, size_t index,
pl_uint arg_index, size_t arg_size, const void *arg_value) {
1425     // Check pointers
1426     if (kernel == NULL || arg_value == NULL) {
1427         return PL_NULL_POINTER;
1428     }
1429
1430     // If this is not the bitfile programmed on pl
1431     if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
programmedID) {
1432         return PL_NOT_PROGRAMED;
1433     }
1434
1435     // Check kernel and argument
1436     if (kernel->isReady != PL_TRUE) {
1437         return PL_NOT_READY;
1438     }
1439     if (arg_index >= kernel->num_args) {
1440         return PL_NOT_FOUND;
1441     }
1442     if (kernel->args[arg_index]->isValid != PL_TRUE) {
1443         return PL_NOT_VALID;
1444     }
1445     // Check if compute unit exist
1446     if (kernel->compute_units <= index) {
1447         return PL_NOT_FOUND;
1448     }
1449
1450     // Value variable
1451     pl_u32* value = (pl_u32*) arg_value;
1452     // Check if buffer
1453     if (plBufferList_isBuffer((pl_u32) *((pl_buffer*) arg_value)) ==
PL_TRUE) {
1454         value = (pl_u32*) (*((pl_buffer*) arg_value))->arg;
1455         arg_size = 0;
1456     }

```

```

1457
1458 // Argument address variable
1459 void* arg;
1460
1461 // Get argument pointer
1462 arg = kernel->address_ptr[index] + kernel->args[arg_index]->offset;
1463 // Get size
1464 if (arg_size == 0) {
1465     arg_size = kernel->args[arg_index]->size;
1466 }
1467
1468 // Write registers
1469 for (int offset = 0; offset < arg_size; offset += 4) {
1470     PL_Write_Register(arg, offset, *(value + offset));
1471 }
1472
1473 // Return success
1474 return PL_SUCCESS;
1475 }
1476
1477 // Kernel Set Argument
1478 pl_int plSetKernelArgByName (pl_kernel kernel, const char *name,
1479                             size_t arg_size, const void *arg_value) {
1479     // Get index by name
1480     pl_uint arg_index = plGetKernelArgIndexByName (kernel, name);
1481     // Check result
1482     if (arg_index == kernel->num_args) {
1483         return PL_NOT_FOUND;
1484     }
1485     // Return by index
1486     return plSetKernelArg (kernel, arg_index, arg_size, arg_value);
1487 }
1488 pl_int plSetKernelComputeUnitArgByName (pl_kernel kernel, size_t
1489     index, const char *name, size_t arg_size, const void *arg_value) {
1489     // Get index by name
1490     pl_uint arg_index = plGetKernelArgIndexByName (kernel, name);
1491     // Check result
1492     if (arg_index == kernel->num_args) {
1493         return PL_NOT_FOUND;
1494     }
1495     // Return by index
1496     return plSetKernelComputeUnitArg (kernel, index, arg_index,
1497         arg_size, arg_value);
1497 }
1498
1499
1500
1501 // Kernel Set Group ID
1502 pl_int plSetKernelGroupIds (pl_kernel kernel, pl_int x, pl_int y,
1503                             pl_int z) {
1504     // Check pointer
1505     if (kernel == NULL) {
1506         return PL_NULL_POINTER;
1507     }

```

```

1508
1509 // If this is not the bitfile programmed on pl
1510 if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
    programedID) {
1511     return PLNOTPROGRAMED;
1512 }
1513
1514 // Check is kernel is ready
1515 if (kernel->isReady != PL_TRUE) {
1516     return PLNOTREADY;
1517 }
1518
1519 // Check if group data exist
1520 if (kernel->hasGroup != PL_TRUE) {
1521     return PLNOTFOUND;
1522 }
1523
1524 // For each unit
1525 for (int index = 0; index < kernel->compute_units; ++index) {
1526     // Set Group id
1527     PL_Write_Register(kernel->address_ptr[index], kernel->group->id_x
        , x);
1528     PL_Write_Register(kernel->address_ptr[index], kernel->group->id_y
        , y);
1529     PL_Write_Register(kernel->address_ptr[index], kernel->group->id_z
        , z);
1530 }
1531
1532 // Return success
1533 return PLSUCCESS;
1534 }
1535 pl_int plSetKernelComputeUnitGroupIds (pl_kernel kernel, size_t index
    , pl_int x, pl_int y, pl_int z) {
1536     // Check pointer
1537     if (kernel == NULL) {
1538         return PLNULL_POINTER;
1539     }
1540
1541     // If this is not the bitfile programmed on pl
1542     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
        programedID) {
1543         return PLNOTPROGRAMED;
1544     }
1545
1546     // Check is kernel is ready
1547     if (kernel->isReady != PL_TRUE) {
1548         return PLNOTREADY;
1549     }
1550
1551     // Check if group data exist
1552     if (kernel->hasGroup != PL_TRUE) {
1553         return PLNOTFOUND;
1554     }
1555     // Check if compute unit exist
1556     if (kernel->compute_units <= index) {

```

```

1557     return PL_NOTFOUND;
1558 }
1559
1560 // Set Group id
1561 PL_Write_Register(kernel->address_ptr[index], kernel->group->id_x,
1562                  x);
1563 PL_Write_Register(kernel->address_ptr[index], kernel->group->id_y,
1564                  y);
1565 PL_Write_Register(kernel->address_ptr[index], kernel->group->id_z,
1566                  z);
1567
1568 // Return success
1569 return PL_SUCCESS;
1570 }
1571
1572 // Kernel Set Global Offset
1573 pl_int plSetKernelGlobalOffsets (pl_kernel kernel, pl_int x, pl_int y
1574                                , pl_int z) {
1575     // Check pointer
1576     if (kernel == NULL) {
1577         return PL_NULL_POINTER;
1578     }
1579
1580     // If this is not the bitfile programmed on pl
1581     if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
1582         programmedID) {
1583         return PL_NOT_PROGRAMMED;
1584     }
1585
1586     // Check is kernel is ready
1587     if (kernel->isReady != PL_TRUE) {
1588         return PL_NOT_READY;
1589     }
1590
1591     // Check if group data exist
1592     if (kernel->hasGroup != PL_TRUE) {
1593         return PL_NOT_FOUND;
1594     }
1595
1596     // For each unit
1597     for (int index = 0; index < kernel->compute_units; ++index) {
1598         // Set Group id
1599         PL_Write_Register(kernel->address_ptr[index], kernel->group->
1600             offset_x, x);
1601         PL_Write_Register(kernel->address_ptr[index], kernel->group->
1602             offset_y, y);
1603         PL_Write_Register(kernel->address_ptr[index], kernel->group->
1604             offset_z, z);
1605     }
1606
1607     // Return success
1608     return PL_SUCCESS;
1609 }
1610
1611 pl_int plSetKernelComputeUnitGlobalOffsets (pl_kernel kernel, size_t
1612     index, pl_int x, pl_int y, pl_int z) {

```

```

1603 // Check pointer
1604 if (kernel == NULL) {
1605     return PL_NULL_POINTER;
1606 }
1607
1608 // If this is not the bitfile programmed on pl
1609 if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
    programedID) {
1610     return PL_NOT_PROGRAMED;
1611 }
1612
1613 // Check is kernel is ready
1614 if (kernel->isReady != PL_TRUE) {
1615     return PL_NOT_READY;
1616 }
1617
1618 // Check if group data exist
1619 if (kernel->hasGroup != PL_TRUE) {
1620     return PL_NOT_FOUND;
1621 }
1622
1623 // Check if compute unit exist
1624 if (kernel->compute_units <= index) {
1625     return PL_NOT_FOUND;
1626 }
1627
1628 // Set Group id
1629 PL_Write_Register(kernel->address_ptr[index], kernel->group->
    offset_x, x);
1630 PL_Write_Register(kernel->address_ptr[index], kernel->group->
    offset_y, y);
1631 PL_Write_Register(kernel->address_ptr[index], kernel->group->
    offset_z, z);
1632
1633 // Return success
1634 return PL_SUCCESS;
1635 }
1636
1637
1638
1639 // Run Kernel compute unit
1640 pl_int plRunKernelComputeUnit (pl_kernel kernel, size_t index,
    pl_bool blocking) {
1641     // Check pointer
1642     if (kernel == NULL) {
1643         return PL_NULL_POINTER;
1644     }
1645
1646     // If this is not the bitfile programmed on pl
1647     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
        programedID) {
1648         return PL_NOT_PROGRAMED;
1649     }
1650
1651     // Check is kernel is ready

```

```

1652     if (kernel->isReady != PL_TRUE) {
1653         return PL_NOTREADY;
1654     }
1655
1656     // Check if compute unit exist
1657     if (kernel->compute_units <= index) {
1658         return PL_NOTFOUND;
1659     }
1660
1661     // Get control register
1662     pl_u32 value = PL_Read_Register(kernel->address_ptr[index], kernel
        ->ctrl->ctrl) & 0x80;
1663     // Set start register
1664     PL_Write_Register(kernel->address_ptr[index], kernel->ctrl->ctrl,
        value | 0x01);
1665
1666     // If blocking enable
1667     if (blocking == PL_TRUE) {
1668         // Wait while not done
1669         do {
1670             // Get value
1671             value = PL_Read_Register(kernel->address_ptr[index], kernel->
                ctrl->ctrl);
1672             } while (!((value >> 1) & 0x1));
1673         }
1674
1675     // Return success
1676     return PL_SUCCESS;
1677 }
1678 // Wait Kernel compute unit
1679 pl_int plWaitKernelComputeUnit (pl_kernel kernel, size_t index) {
1680     // Check pointer
1681     if (kernel == NULL) {
1682         return PL_NULL_POINTER;
1683     }
1684
1685     // If this is not the bitfile programmed on pl
1686     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
        programedID) {
1687         return PL_NOT_PROGRAMED;
1688     }
1689
1690     // Check is kernel is ready
1691     if (kernel->isReady != PL_TRUE) {
1692         return PL_NOTREADY;
1693     }
1694
1695     // Check if compute unit exist
1696     if (kernel->compute_units <= index) {
1697         return PL_NOTFOUND;
1698     }
1699
1700     // Get control register
1701     pl_u32 value;
1702

```



```

1703 // Wait while not done
1704 do {
1705     // Get value
1706     value = PL_Read_Register(kernel->address_ptr[index], kernel->ctrl
->ctrl);
1707 } while (!(value >> 1) & 0x1));
1708
1709 // Return success
1710 return PL_SUCCESS;
1711 }
1712
1713
1714
1715 // Run Kernel Task
1716 pl_int plRunTask (pl_kernel kernel, pl_bool blocking) {
1717     // Call the first compute unit
1718     return plRunKernelComputeUnit(kernel, 0, blocking);
1719 }
1720 // Wait Kernel Task
1721 pl_int plWaitTask (pl_kernel kernel) {
1722     // Wait the first compute unit
1723     return plWaitKernelComputeUnit(kernel, 0);
1724 }
1725
1726
1727
1728 // xyz struct
1729 typedef struct {uint x; uint y; uint z;} xyz;
1730
1731 // Run a ND range kernel
1732 pl_int plRunNDRangeKernel (pl_kernel kernel, pl_uint work_dim, const
size_t *global_work_offset, const size_t *global_work_size,
pl_bool blocking){
1733 // Check pointer
1734 if (kernel == NULL) {
1735     return PL_NULL_POINTER;
1736 }
1737
1738 // If this is not the bitfile programmed on pl
1739 if (plib_device.programmedID != ((pl_bitfile) kernel->bitfile)->
programmedID) {
1740     return PL_NOT_PROGRAMED;
1741 }
1742
1743 // Check is kernel is ready
1744 if (kernel->isReady != PL_TRUE) {
1745     return PL_NOT_READY;
1746 }
1747 // Check dimentions
1748 if (work_dim <= 0 || work_dim > 3) {
1749     return PL_NOT_VALID;
1750 }
1751
1752 // Init variables
1753 size_t offset[3] = {0, 0, 0};

```

```

1754     size_t size[3] = {1, 1, 1};
1755     int i;
1756
1757     // Get offsets
1758     if (global_work_offset != NULL) {
1759         for (i = 0; i < work_dim; ++i) {
1760             offset[i] = global_work_offset[i];
1761         }
1762     }
1763     // Get sizes
1764     if (global_work_size != NULL) {
1765         for (i = 0; i < work_dim; ++i) {
1766             size[i] = global_work_size[i];
1767         }
1768     }
1769
1770     // Calculate ranges
1771     size_t groups[3];
1772     groups[0] = (size[0] + kernel->workgroup[0] - 1) / kernel->
        workgroup[0];
1773     groups[1] = (size[1] + kernel->workgroup[1] - 1) / kernel->
        workgroup[1];
1774     groups[2] = (size[2] + kernel->workgroup[2] - 1) / kernel->
        workgroup[2];
1775
1776     // Allocate data list
1777     size_t length = groups[2] * groups[1] * groups[0];
1778     xyz* data = (xyz*) malloc(length * sizeof(xyz));
1779
1780     uint x, y, z, l = 0;
1781     for (z = 0; z < groups[2]; ++z){
1782         for (y = 0; y < groups[1]; ++y){
1783             for (x = 0; x < groups[0]; ++x){
1784                 data[l].x = x;
1785                 data[l].y = y;
1786                 data[l].z = z;
1787                 l++;
1788             }
1789         }
1790     }
1791
1792     // Keep a state of the compute units
1793     pl_bool* cu_running = (pl_bool*) malloc(kernel->compute_units *
        sizeof(pl_bool));
1794     for (i = 0; i < kernel->compute_units; ++i) {
1795         cu_running[i] = PLFALSE;
1796     }
1797
1798     // Distribute the work on the compute units
1799     pl_u32 ctrl;
1800     pl_int err;
1801     l = 0;
1802     while (l < length) {
1803         // Loop compute units and give work to anyone that is free
1804         for (i = 0; i < kernel->compute_units && l < length; ++i) {

```

```

1805     // Get value
1806     ctrl = PL_Read_Register(kernel->address_ptr[i], kernel->ctrl->
ctrl);
1807     // If compute units is done
1808     if (cu_running[i] == PL_FALSE || ((ctrl >> 1) & 0x1)) {
1809         // Set offset
1810         err = plSetKernelComputeUnitGlobalOffsets(kernel, i, offset
[0], offset[1], offset[2]);
1811         if(err != PL_SUCCESS) return PL_FAILED;
1812         // Set group id
1813         err = plSetKernelComputeUnitGroupIds(kernel, i, data[1].x,
data[1].y, data[1].z);
1814         if(err != PL_SUCCESS) return PL_FAILED;
1815         // Start
1816         PL_Write_Register(kernel->address_ptr[i], kernel->ctrl->ctrl,
ctrl | 0x01);
1817         // Set work task assigned
1818         l++;
1819         cu_running[i] = PL_TRUE;
1820     }
1821 }
1822 }
1823
1824 // If blocking enable
1825 if (blocking == PL_TRUE) {
1826     // For each compute unit
1827     for (i = 0; i < kernel->compute_units; ++i) {
1828         if(cu_running[i] == PL_TRUE) {
1829             // Wait while not done
1830             do {
1831                 // Get ctrl
1832                 ctrl = PL_Read_Register(kernel->address_ptr[i], kernel->
ctrl->ctrl);
1833             } while (!((ctrl >> 1) & 0x1));
1834         }
1835     }
1836 }
1837
1838 // Return success
1839 return PL_SUCCESS;
1840 }
1841 // Wait Kernel compute unit
1842 pl_int plWaitNDRangeKernel (pl_kernel kernel) {
1843     // Check pointer
1844     if (kernel == NULL) {
1845         return PL_NULL_POINTER;
1846     }
1847
1848     // If this is not the bitfile programmed on pl
1849     if (plib_device.programedID != ((pl_bitfile) kernel->bitfile)->
programedID) {
1850         return PL_NOT_PROGRAMED;
1851     }
1852
1853     // Check is kernel is ready

```

```

1854     if (kernel->isReady != PL_TRUE) {
1855         return PL_NOTREADY;
1856     }
1857
1858     // Get control register
1859     pl_u32 value;
1860
1861     // For each compute unit
1862     for (int i = 0; i < kernel->compute_units; ++i) {
1863         // Wait while not done and not idle
1864         do {
1865             // Get ctrl
1866             value = PL_Read_Register(kernel->address_ptr[i], kernel->ctrl->
ctrl);
1867         } while (!((value >> 1) & 0x1) && !((value >> 2) & 0x1));
1868     }
1869
1870     // Return success
1871     return PL_SUCCESS;
1872 }
1873
1874
1875
1876 // Load string from file
1877 char * plToolsLoadFileContents(char *filepath) {
1878     char * buffer = 0;
1879     long length;
1880     FILE * f = fopen (filepath , "rb");
1881
1882     if (f) {
1883         fseek (f, 0, SEEK_END);
1884         length = ftell (f);
1885         fseek (f, 0, SEEK_SET);
1886         buffer = malloc (length);
1887         if (buffer){
1888             fread (buffer , 1, length , f);
1889         }
1890         fclose (f);
1891     }
1892
1893     if (buffer) {
1894         return buffer;
1895     }
1896     else {
1897         return NULL;
1898     }
1899 }
1900
1901 // Copy file content to other file
1902 pl_int plToolsCopyFileContents(char *source , char* target) {
1903     size_t len;
1904     char buffer[128];
1905     FILE *in , *out;
1906     if ((in = fopen(source , "rb")) != NULL) {
1907         if ((out = fopen(target , "wb")) != NULL) {

```

```

1908     do {
1909         len = fread(buffer, 1, sizeof(buffer), in);
1910         if (len != 0) {
1911             fwrite(buffer, 1, len, out);
1912         }
1913     } while (len == sizeof(buffer));
1914     fclose(out);
1915     fclose(in);
1916 }
1917 else {
1918     fclose(in);
1919     return PLFILE_OPEN_FAILED;
1920 }
1921 }
1922 else {
1923     return PLFILE_OPEN_FAILED;
1924 }
1925
1926 return PLSUCCESS;
1927 }

```

Listing C.2: SimplePL source file



## D References

*Altera*, FPGA vendor, <https://www.altera.com/>

*CUDA*, Parallel computing platform and API, <https://developer.nvidia.com/cuda-zone>

*Kernel Module Guide*, The Linux Kernel Module Programming Guide, <http://www.tldp.org/LDP/lkmpg/2.6/html/lkmpg.html>

*OpenCL*, Open standard for parallel programming of heterogeneous systems, <https://www.khronos.org/opencl/>

*OpenCL 1.2*, OpenCL 1.2 Reference Card, <https://www.khronos.org/files/opencl-1-2-quick-reference-card.pdf>

*OpenCL AMD*, AMD OpenCL SDK, <http://developer.amd.com/tools-and-sdks/opencl-zone/>

*OpenCL Altera*, Altera OpenCL Development Environment, <https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html>

*OpenCL Apple*, Apple OpenCL on Mac, <https://developer.apple.com/opencl/>

*OpenCL example*, OpenCL Vector Addition, <https://www.olcf.ornl.gov/tutorials/opencl-vector-addition/>

*OpenCL Headers*, Khronos Group Github OpenCL Headers, <https://github.com/KhronosGroup/OpenCL-Headers>

*OpenCL Intel*, Intel OpenCL SDK, <https://software.intel.com/en-us/articles/opencl-drivers>

*OpenCL nVidia*, NVIDIA OpenCL SDK, <https://developer.nvidia.com/opencl>

*OpenCL Xilinx*, SDAccel Xilinx OpenCL Development Environment, <https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html>

*OpenCL on Zynq*, Bo Joel Svensson, <http://svenssonjoel.github.io/writing/ZynqOpenCL.pdf>

*PetaLinux*, Linux for Xilinx boards, <http://www.wiki.xilinx.com/PetaLinux>

*pocl*, Portable Computing Language, <http://portablecl.org/>

***tiny-json***, Json parser in C, <https://github.com/rafagafe/tiny-json>

***udmabuf***, User space mappable dma buffer device driver for Linux., <https://github.com/ikwzm/udmabuf>

***Vivado Design Suite***, HDL design tool, <https://www.xilinx.com/products/design-tools/vivado.html>

***Vivado HLS***, C/C++/OpenCL High-Level Synthesis tool, <https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html>

***Xilinx***, FPGA vendor, <https://www.xilinx.com/>

***Xilinx Linux 2017.2***, FPGA vendor, <https://www.xilinx.com/>

***Xilinx Linux Kernel***, Linux Zynq 2017.2 Release, [http://www.wiki.xilinx.com/Zynq\\_2017.2\\_Release](http://www.wiki.xilinx.com/Zynq_2017.2_Release)

***Xilinx OpenCL C Example***, SDAccel Environment Optimization Guide, [https://www.xilinx.com/html\\_docs/xilinx2017\\_2/sdaccel\\_doc/topics/introduction/con-opencl-c-example.html](https://www.xilinx.com/html_docs/xilinx2017_2/sdaccel_doc/topics/introduction/con-opencl-c-example.html)

***Xilinx SDAccel Examples***, Example codes for SDAccel, [https://github.com/Xilinx/SDAccel\\_Examples](https://github.com/Xilinx/SDAccel_Examples)

***Xilinx Wiki***, Wiki and Guides, <http://www.wiki.xilinx.com/>

***Zedboard***, Zynq-7000 ARM/FPGA SoC Development Board, <http://store.digilentinc.com/zedboard-zynq-7000-arm-fpga-soc-development-board/>