<manifestation xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:tucdl="http://purl.tuc.gr/dl/dias/schemas/aip/tucdl/" xmlns="http://purl.tuc.gr/dl/dias/schemas/aip/tucdl/" xsi:schemaLocation="http://purl.tuc.gr/dl/dias/schemas/aip/tucdl/ http://purl.tuc.gr/dl/dias/schemas/aip/tucdl" keyIdentifier="http://purl.tuc.gr/dl/dias/20933986-67C6-4E41-858F-518FD30BE785"><titleOfTheManifestation>Architectural trade-offs of partial reconfiguration in FPGA systems</titleOfTheManifestation><identifierOfManifestation>http://www.library.tuc.gr/artemis/PD2012-0001/PD2012-0001.pdf</identifierOfManifestation><isEmbodimentOf entityType="Expression"><uri>http://purl.tuc.gr/dl/dias/A93E4AE2-7412-4EC2-89C3-BAF33B72651C</uri><title xml:lang="en">Architectural trade-offs of partial reconfiguration in FPGA systems</title></isEmbodimentOf><accessRestrictionOnTheManifestation>free</accessRestrictionOnTheManifestation><dateOfPublicationDistribution>2014-03-24</dateOfPublicationDistribution><formOfCarrier>application/pdf</formOfCarrier></manifestation>