Extending a 65nm CMOS process design kit for high total ionizing dose effectsExtending a 65nm CMOS process design kit for high total ionizing dose effects Πλήρης Δημοσίευση σε Συνέδριο Conference Full Paper 2019-09-062018enStandard CMOS Process Design Kits (PDKs) do not address degradation the technology incurs when exposed to high Total Ionizing Dose (TID). Front-end electronics for the High-Luminosity Large Hadron Collider are expected to be exposed up to ten-fold doses. Bulk CMOS at 65 nm is a strong contender for such electronics due to a favorable trade-off among cost, performance, and TID-sensitivity. The present paper presents the extension of a foundry-provided PDK to cover also high TID effects. TID experiments have been carried out up to 500 Mrad. The PDK is based on binned BSIM4 models, which are adapted to different TID levels. Hence, designers may choose among different TID levels for their designs, contributing importantly to radiation-hard design practice.http://creativecommons.org/licenses/by/4.0/1-47th International Conference on Modern Circuits and Systems Technologies Nikolaou Aristeidis Νικολαου Αριστειδης Bucher Matthias Bucher Matthias Makris Nikolaos Μακρης Νικολαος Papadopoulou Alexia Παπαδοπουλου Αλεξια Chevas Loukas Χεβας Λουκας Borghello Giulio Koch Henri D. Kloukinas Kostas C. Poikela Tuomas S. Faccio Federico Institute of Electrical and Electronics Engineers BSIM Compact model High-Luminosity Large Hadron Collider Ionizing radiation MOSFET Radiation hardness Total ionizing dose