![Institutional Repository [SANDBOX]](images/dias.logo.png "Institutional Repository [SANDBOX]"){kind=logo}
Institutional Repository [SANDBOX]
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/1E479225-3898-4C89-B19F-7E2A886B26AA | - |
| Identifier | https://doi.org/10.1007/978-3-030-44534-8_21 | - |
| Identifier | https://link.springer.com/chapter/10.1007/978-3-030-44534-8_21 | - |
| Language | en | - |
| Extent | 17 pages | en |
| Title | A CGRA definition framework for dataflow applications | en |
| Creator | Charitopoulos Georgios | en |
| Creator | Χαριτοπουλος Γεωργιος | el |
| Creator | Pnevmatikatos Dionysios | en |
| Creator | Πνευματικατος Διονυσιος | el |
| Publisher | Springer Nature | en |
| Content Summary | Executing complex scientific applications on Coarse Grain Reconfigurable Arrays (CGRAs) promises execution time and/or energy consumption reduction compared to software execution or even customized hardware solutions. The compute core of CGRA architectures is a cell that typically consists of simple and generic hardware units, such as ALUs, simple processors, or even custom logic tailored to an application’s specific characteristics. However generality in the cell contents, while convenient for serving multiple applications, comes at the cost of execution acceleration and energy consumption. This work proposes a novel Mixed-CGRA Definition Framework (MC-DeF) targeting a Mixed-CGRA architecture that leverages the advantages of CGRAs by utilizing a customized cell-array, and FPGAs by utilizing a separate LUT array used for adaptability. Our framework employs a custom cell structure and functionality definition phase to create highly customized application/domain specific CGRA designs. This is achieved through the use of cost functions that use metrics such a resource usage, connectivity overhead, chip area occupied, i.a., and user-defined threshold values. Thus, the framework aids the user in creating suitable designs based on the application’s needs and/or design restrictions, energy and/or area constraints. We evaluate our framework using three applications: Hayashi-Yoshida, Mutual Information and Transfer Entropy and present fully functional, FPGA-based implementations of these applications to demonstrate the validity of our framework. Comparisons with related work show that MC-DeF performs favourably in terms of processing throughput - even when compared with much larger designs, uses fewer resources than most of the compared architectures, while utilizing better the underlying architecture recording the second best efficiency (LUT/GOPs) rating. | en |
| Type of Item | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Type of Item | Conference Full Paper | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2022-06-06 | - |
| Date of Publication | 2020 | - |
| Subject | CGRA | en |
| Subject | CGRA framework | en |
| Subject | Reconfigurable computing | en |
| Subject | FPGA | en |
| Bibliographic Citation | G. Charitopoulos, and D.N. Pnevmatikatos, “A CGRA definition framework for dataflow applications,” in Applied Reconfigurable Computing. Architectures, Tools, and Applications, vol 12083, Lecture Notes in Computer Science, F. Rincón, J. Barba, H. So, P. Diniz, J. Caba, Eds., Cham, Switzerland: Springer Nature, 2020, pp. 271–287, doi: 10.1007/978-3-030-44534-8_21. | en |
Copyright © DIAS 2013
