Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Total ionizing dose effects on analog performance of 65 nm bulk CMOS with enclosed-gate and standard layout

Bucher Matthias, Nikolaou Aristeidis, Papadopoulou Alexia, Makris Nikolaos, Chevas Loukas, Borghello Giulio, Koch Henri D., Faccio Federico

Full record


URI: http://purl.tuc.gr/dl/dias/8841AE2A-55D0-4528-BA95-4D4F867B038C
Year 2018
Type of Item Conference Full Paper
License
Details
Bibliographic Citation M. Bucher, A. Nikolaou, A. Papadopoulou, N. Makris, L. Chevas, G. Borghello, H.D. Koch and F. Faccio, "Total ionizing dose effects on analog performance of 65 nm bulk CMOS with enclosed-gate and standard layout," in IEEE International Conference on Microelectronic Test Structures, 2018, pp. 166-170. doi: 10.1109/ICMTS.2018.8383790 https://doi.org/10.1109/ICMTS.2018.8383790
Appears in Collections

Summary

High doses of ionizing irradiation cause significant shifts in design parameters of standard bulk silicon CMOS. Analog performance of a commercial 65 nm CMOS technology is examined for standard and enclosed gate layouts, with Total Ionizing Dose (TID) up to 500 Mrad(SiO2). The paper provides insight into geometrical and bias dependence of key design parameters such as threshold voltage, DIBL, transconductance efficiency, slope factor, and intrinsic gain. A modeling approach for an efficient representation of saturation transfer characteristics under TID from weak through moderate and strong inversion and over channel length is discussed.

Services

Statistics