Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Full system architectural simulation on the HARP integrated CPU-FPGA platform

Kyriakidis Konstantinos

Simple record

URIhttp://purl.tuc.gr/dl/dias/87FDDF71-30A5-4AD7-ADBE-2A9674DEE7E8-
Identifierhttps://doi.org/10.26233/heallink.tuc.82851-
Languageen-
Extent80 pagesen
TitleFull system architectural simulation on the HARP integrated CPU-FPGA platformen
TitleΠλήρης αρχιτεκτονική προσομοίωση στην ενσωματωμένη CPU-FPGA πλατφόρμα HARPel
CreatorKyriakidis Konstantinosen
CreatorΚυριακιδης Κωνσταντινοςel
Contributor [Thesis Supervisor]Pnevmatikatos Dionysiosen
Contributor [Thesis Supervisor]Πνευματικατος Διονυσιοςel
Contributor [Committee Member]Dollas Apostolosen
Contributor [Committee Member]Δολλας Αποστολοςel
Contributor [Committee Member]Papaefstathiou Ioannisen
Contributor [Committee Member]Παπαευσταθιου Ιωαννηςel
PublisherΠολυτεχνείο Κρήτηςel
PublisherTechnical University of Creteen
Academic UnitTechnical University of Crete::School of Electrical and Computer Engineeringen
Academic UnitΠολυτεχνείο Κρήτης::Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστώνel
Content SummarySimulation is vital when developing novel software or hardware systems. Cycle accurate architectural simulators are extremely important tools for verifying experimental hardware platforms, system profiling, and advanced software development. Their main disadvantage is limited throughput when simulating large systems with multiple processing units and peripherals. This Master’s thesis describes the development process of a series of HW components for Intel’s HARP CPU-FPGA hybrid platform, that will be used to synthesize a Trace-Driven FPGAAccelerated Full-System Architectural Simulator. Essential development steps and protocols, that are required to incorporate accelerators on the HARP platform, are also highlighted. The developed modules, facilitate high-performance HW components that can accurately and efficiently simulate a highly configurable L1 Cache and 3 highly configurable Branch Predictor HW structures. Optimal performance for the proposed HW simulator can be achieved when executed in coordination with a fast functional simulator running on SW. A state of the art API exports trace-data from the functional simulation at run time, in order to load the HW modules. Using these data, the HW modules can accurately and efficiently execute architectural simulation. Apart from simulation results and timing statistics, the models can generate the system’s state at different timestamps, depending on the executed traces. These architectural checkpoints can later be used to either validate the functionality of the components, determine the overall system’s behavior using the sampling technique, execute new architectural simulations, or to warm-up other full system simulations.en
Type of ItemΜεταπτυχιακή Διατριβήel
Type of ItemMaster Thesisen
Licensehttp://creativecommons.org/licenses/by/4.0/en
Date of Item2019-08-19-
Date of Publication2019-
SubjectHARP platformen
SubjectHardware architectureen
SubjectArchitectural simulationen
SubjectTrace-Drivenen
SubjectSamplingen
SubjectHybrid platformen
Subject CCI-Pen
SubjectSystem-Statesen
SubjectOPAEen
SubjectHARPen
SubjectAFUen
SubjectASEen
SubjectFIUen
SubjectHWen
SubjectSWen
SubjectBPsen
SubjectAPIen
Bibliographic CitationKonstantinos Kyriakidis, "Full system architectural simulation on the HARP integrated CPU-FPGA platform", Master Thesis, School of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece, 2019en
Bibliographic CitationΚωνσταντίνος Κυριακίδης, "Πλήρης αρχιτεκτονική προσομοίωση στην ενσωματωμένη CPU-FPGA πλατφόρμα HARP", Μεταπτυχιακή Διατριβή, Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών, Πολυτεχνείο Κρήτης, Χανιά, Ελλάς, 2019el

Available Files

Services

Statistics

 

Copyright © DIAS 2013