Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Investigation of scaling and temperature effects in total ionizing dose (TID) experiments in 65 nm CMOS

Chevas Loukas, Nikolaou Aristeidis, Bucher Matthias, Makris Nikolaos, Papadopoulou Alexia, Zografos Apostolos, Borghello Giulio, Koch Henri D., Faccio Federico

Full record


URI: http://purl.tuc.gr/dl/dias/26226CA0-D138-4FCF-A9EB-7AE390F14254
Year 2018
Type of Item Conference Full Paper
License
Details
Bibliographic Citation L. Chevas, A. Nikolaou, M. Bucher, N. Makris, A. Papadopoulou, A. Zografos, G. Borghello, H. D. Koch and E. Faccio, "Investigation of scaling and temperature effects in total ionizing dose (TID) experiments in 65 nm CMOS" in 25th International Conference "Mixed Design of Integrated Circuits and Systems", 2018, pp. 313-318. doi: 10.23919/MIXDES.2018.8436809 https://doi.org/10.23919/MIXDES.2018.8436809
Appears in Collections

Summary

Ten-fold radiation levels are expected in the upgrade of the High-Luminosity Large Hadron Collider (HL-LHC) at CERN. Bulk silicon CMOS at 65 nm offers appreciable advantages among cost, performance, and resilience to high Total Ionizing Dose (TID). In the present paper, geometrical scaling of key analog design parameters of MOS transistors irradiated at high TID is investigated. Experiments are carried out for TID of 100, 200 and up to 500 Mrad(SiO2) and at -30°C, 0°C, and 25°C. We find that parameters are least degraded at -30°C. However, short-channel NMOSTs show a significant degradation of slope factor, which is more severe at 0°C than at 25°C. In contrast, the slope factor in short-channel PMOSTs shows lowest sensitivity to high TID.

Services

Statistics