![Institutional Repository [SANDBOX]](images/dias.logo.png "Institutional Repository [SANDBOX]"){kind=logo}
Institutional Repository [SANDBOX]
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/24D304F9-1F77-4F85-93BD-610FA1557595 | - |
| Identifier | https://ieeexplore.ieee.org/document/7459549 | - |
| Language | en | - |
| Extent | 4 pages | en |
| Title | A novel background subtraction scheme for in-camera acceleration in thermal imagery | en |
| Creator | Nikitakis Antonios | en |
| Creator | Νικητακης Αντωνιος | el |
| Creator | Papaefstathiou Ioannis | en |
| Creator | Παπαευσταθιου Ιωαννης | el |
| Creator | Makantasis Konstantinos | en |
| Creator | Μακαντασης Κωνσταντινος | el |
| Creator | Doulamis, Anastasios | en |
| Publisher | Institute of Electrical and Electronics Engineers | en |
| Content Summary | Real-time segmentation of moving regions in image sequences is a very important task in numerous surveillance and monitoring applications. A common approach for such tasks is the background subtraction which tries to extract regions of interest from the image background for further processing or action; as a result its accuracy as well as its real-time performance is of great significance. In this work we utilize a novel scheme, designed and optimized for FPGA-based implementations, which models the intensities of each pixel as a mixture of Gaussian components; following a Bayesian approach, our method automatically estimates the number of Gaussian components as well as their parameters. Our novel system is based on an efficient and highly accurate on-line updating mechanism, which permits our system to be automatically adapted to dynamically changing operation conditions, while it avoids over/under fitting. We also present two reference implementations of our Background Subtraction Parallel System (BSPS) in Reconfigurable Hardware achieving both high performance as well as low power consumption; the presented FPGA-based systems significantly outperform a multi-core ARM and two multi-core low power Intel CPUs in terms of energy consumed per processed pixel as well as frames per second. Moreover, our low-cost, low-power devices allow for the implementation, for the first time, of a highly distributed surveillance system which will alleviate the main problems of the existing centralized approaches. | en |
| Type of Item | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Type of Item | Conference Full Paper | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2018-10-16 | - |
| Date of Publication | 2016 | - |
| Subject | Background subtraction | en |
| Subject | FPGA | en |
| Subject | Gaussian mixture model | en |
| Subject | Low power | en |
| Subject | Monitoring | en |
| Subject | Surveillance | en |
| Bibliographic Citation | A. Nikitakis, I. Papaefstathiou, K. Makantasis and A. Doulamis, "A novel background subtraction scheme for in-camera acceleration in thermal imagery," in 19th Design, Automation and Test in Europe Conference and Exhibition, 2016, pp. 1497-1500. | en |
Copyright © DIAS 2013
