Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

A novel way to efficiently simulate complex full systems incorporating hardware accelerators

Tampouratzis Nikolaos, Georgopoulos Konstantinos, Papaefstathiou Ioannis

Simple record

URIhttp://purl.tuc.gr/dl/dias/8F6287C2-73F9-4E8B-9CFF-D0FBAED20C15-
Identifierhttps://ieeexplore.ieee.org/document/7927071/-
Identifierhttps://doi.org/10.23919/DATE.2017.7927071-
Languageen-
Extent4 pagesen
TitleA novel way to efficiently simulate complex full systems incorporating hardware acceleratorsen
CreatorTampouratzis Nikolaosen
CreatorΤαμπουρατζης Νικολαοςel
CreatorGeorgopoulos Konstantinosen
CreatorΓεωργοπουλος Κωνσταντινοςel
CreatorPapaefstathiou Ioannisen
CreatorΠαπαευσταθιου Ιωαννηςel
PublisherInstitute of Electrical and Electronics Engineersen
Content SummaryThe breakdown of Dennard scaling coupled with the persistently growing transistor counts severally increased the importance of application-specific hardware acceleration; such an approach offers significant performance and energy benefits compared to general-purpose solutions. In order to thoroughly evaluate such architectures, the designer should perform a quite extensive design space exploration so as to evaluate the trade-offs across the entire system. The design, until recently, has been predominantly done using Register Transfer Level (RTL) languages such as Verilog and VHDL, which, however, lead to a prohibitively long and costly design effort. In order to reduce the design time a wide range of both commercial and academic High-Level Synthesis (HLS) tools have emerged; most of those tools, handle hardware accelerators that are described in synthesisable SystemC. The problem today, however, is that most simulators used for evaluating the complete user applications (i.e. full-system CPU/Mem/Peripheral simulators) lack any type of SystemC accelerator support. Within this context this paper presents a novel simulation environment comprised of a generic SystemC accelerator and probably the most widely known fullsystem simulator (i.e. GEM5). The proposed system is the only solution supporting the very important feature of global synchronization across the integrated simulation; furthermore it has been evaluated based on two different computationally-intensive use cases and the final results demonstrate that the presented approach is orders of magnitude faster than the existing ones.en
Type of ItemΠλήρης Δημοσίευση σε Συνέδριοel
Type of ItemConference Full Paperen
Licensehttp://creativecommons.org/licenses/by/4.0/en
Date of Item2018-05-11-
Date of Publication2017-
SubjectInstruction setsen
SubjectHardwareen
SubjectAccelerationel
SubjectSynchronizationen
SubjectToolsen
SubjectOperating systemsen
SubjectPorts (Computers)en
Bibliographic CitationT. Nikolaos, K. Georgopoulos and Y. Papaefstathiou, "A novel way to efficiently simulate complex full systems incorporating hardware accelerators," in Design, Automation and Test in Europe, 2017, pp. 658-661. doi: 10.23919/DATE.2017.7927071en

Services

Statistics

 

Copyright © DIAS 2013