Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Versatile deployment of FPGA accelerators in disaggregated data centers: a bioinformatics case study

Alachiotis Nikolaos, Theodoropoulos Dimitrios, Pnevmatikatos Dionysios

Full record


URI: http://purl.tuc.gr/dl/dias/6E7A9026-5A89-47D7-8D51-81B2FCCB5F3D
Year 2017
Type of Item Conference Full Paper
License
Details
Bibliographic Citation N. Alachiotis, D. Theodoropoulos and D. Pnevmatikatos, "Versatile deployment of FPGA accelerators in disaggregated data centers: A bioinformatics case study," in 27th International Conference on Field Programmable Logic and Applications, 2017. doi:10.23919/FPL.2017.8056812 https://doi.org/10.23919/FPL.2017.8056812
Appears in Collections

Summary

Important design considerations for the cost-effective employment of hardware accelerators in next-generation data centers involve a) the type of candidate applications that a proposed solution can accelerate (generality), and b) the required development effort to successfully deploy the available accelerators for a given application (adoption overhead). To address the problem of generality, we present a versatile and dynamically reconfigurable hardware architecture that exhibits several accelerator slots and programmable interconnect to create application-specific accelerator datapaths. The proposed architecture fits in the model of disaggregated data centers, where compute, memory, and accelerators are broadly regarded as large pools of resources, and subsets of these resource pools are dynamically allocated on an as-needed basis to cooperatively boost performance of a broad range of applications. Initial results for a bioinformatics application that we employ as a case study and deals with the detection of positive selection in large-scale genomic datasets reveal a speedup of up to 6.4X when custom hardware accelerators are mapped to the proposed versatile accelerator architecture and compared with a parallel and highly optimized software implementation executed on a multi-core processor.

Services

Statistics