![Institutional Repository [SANDBOX]](images/dias.logo.png "Institutional Repository [SANDBOX]"){kind=logo}
Institutional Repository [SANDBOX]
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/2E740457-4C8A-4060-9B99-747E219CA9D6 | - |
| Identifier | http://users.isc.tuc.gr/~kpapadimitriou/publications/2013icicdt-fasterinvited.pdf | - |
| Language | en | - |
| Title | The FASTER vision for designing dynamically reconfigurable systems | en |
| Creator | Santambrogio Marco D. | en |
| Creator | Pilato Christian | en |
| Creator | Pnevmatikatos Dionysios | en |
| Creator | Πνευματικατος Διονυσιος | el |
| Creator | Papadimitriou Kyprianos | en |
| Creator | Παπαδημητριου Κυπριανος | el |
| Creator | Stroobandt Dirk | en |
| Creator | Sciuto Donatella | en |
| Publisher | Institute of Electrical and Electronics Engineers | en |
| Content Summary | Extending product functionality and lifetime requires constant addition of new features to satisfy the growing customer needs and the evolving market and technology trends. software component adaptivity is straightforward but not enough: recent products include hardware accelerators for reasons of performance and power efficiency that also need to adapt to new requirements. Reconfigurable logic allows the definition of new functions to be implemented in dynamically instantiated hardware units, combining adaptivity with hardware speed and efficiency. For the Intrusion Detection System example, new rules can be hardcoded into the reconfigurable logic, achieving high performance, while providing the necessary adaptivity to new threats. The FASTER (Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration) project aims at introducing a complete methodology to allow designers to easily implement a system specification on a platform combining a general purpose processor with multiple accelerators running on an FPGA, taking as input a high-level description and fully exploiting, both at design- and run-time, the capabilities of partial dynamic reconfiguration. The FASTER project will facilitate the use of reconfigurable hardware by providing a complete methodology that enables designers to easily implement and verify applications on platforms with general-purpose processors and acceleration modules implemented in the latest reconfigurable technology. | en |
| Type of Item | Πλήρης Δημοσίευση σε Συνέδριο | el |
| Type of Item | Conference Full Paper | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2015-11-12 | - |
| Date of Publication | 2013 | - |
| Subject | Adaptive computing | en |
| Subject | Configurable computing systems | en |
| Subject | Reconfigurable computing systems | en |
| Subject | adaptive computing systems | en |
| Subject | adaptive computing | en |
| Subject | configurable computing systems | en |
| Subject | reconfigurable computing systems | en |
| Bibliographic Citation | M.D. Santambrogio, C. Pilato, D. Pnevmatikatos, K. Papadimitriou, D. Stroobandt and D. Sciuto, "The FASTER Vision for Designing Dynamically Reconfigurable Systems, in IEEE International Conference on IC Design and Technology (ICICDT), May 2013. | en |
Copyright © DIAS 2013
