Institutional Repository [SANDBOX]
Technical University of Crete
EN  |  EL

Search

Browse

My Space

Processing and scheduling components in an innovative network processor architecture

Pnevmatikatos Dionysios, Nikoláou, Níkos A, S. Perissakis, T. Orphanoudakis, K. Vlachos

Simple record


URIhttp://purl.tuc.gr/dl/dias/324FE72B-87A5-447F-931F-99D0EC29EB81-
Identifierhttps://doi.org/10.1109/ICVD.2003.1183136-
Languageen-
Extent7 pagesen
TitleProcessing and scheduling components in an innovative network processor architectureen
CreatorPnevmatikatos Dionysiosen
CreatorΠνευματικατος Διονυσιοςel
CreatorNikoláou, Níkos Aen
CreatorS. Perissakisen
CreatorT. Orphanoudakisen
CreatorK. Vlachosen
Content SummaryIn this paper, we describe the architecture of an innovative network processor aiming at the acceleration of packet processing in high speed network interfaces and at the tight coupling of low and high level protocols. The proposed design uses programmable hard-wired components with line rate throughput and is capable of executing protocols and handling efficiently high and low level streaming operations. We discuss the details of the main innovation of the proposed design, which incorporates a three stage RISC-based pipelined module and a composite scheduling unit for internal resource management and outgoing traffic shaping. When both components are integrated on the same platform then maximum and fair utilization of the available resources is achieved. Quantitative performance results are given, both by means of microcode profiling and simulation for indicative applications of the protocol processor.en
Type of ItemΠλήρης Δημοσίευση σε Συνέδριοel
Type of ItemConference Full Paperen
Licensehttp://creativecommons.org/licenses/by/4.0/en
Date of Item2015-10-19-
Date of Publication2003-
SubjectMonitoring of computer networksen
SubjectNetwork monitoring (Computer networks)en
Subjectcomputer networks monitoringen
Subjectmonitoring of computer networksen
Subjectnetwork monitoring computer networksen
Bibliographic CitationK. Vlachos, T. Orphanoudakis, N. Nikolaou, S. Perissakis, D. Pnevmatikatos, G. Kornaros, J.A. Sanchez , G. Konstantoulakis, "Processing and scheduling components in an innovative network processor architecture’,"in 2003 Intern. Conf. on VLSI Design, pp.195 - 201.doi:10.1109/ICVD.2003.1183136en

Services

Statistics