![Institutional Repository [SANDBOX]](images/dias.logo.png "Institutional Repository [SANDBOX]"){kind=logo}
Institutional Repository [SANDBOX]
Technical University of Crete
Technical University of Crete
EN
|
EL
| URI | http://purl.tuc.gr/dl/dias/863B5FB2-A595-40B2-913B-DF4E1230A145 | - |
| Identifier | https://doi.org/10.26233/heallink.tuc.26491 | - |
| Language | en | - |
| Extent | 76 pages | en |
| Title | Run time system implementation for concurrent H/W S/W task execution on FPGA platforms | en |
| Creator | Koidis Iosif | en |
| Creator | Κοϊδης Ιωσηφ | el |
| Contributor [Thesis Supervisor] | Pnevmatikatos Dionysios | en |
| Contributor [Thesis Supervisor] | Πνευματικατος Διονυσιος | el |
| Contributor [Committee Member] | Dollas Apostolos | en |
| Contributor [Committee Member] | Δολλας Αποστολος | el |
| Contributor [Committee Member] | Samoladas Vasilis | en |
| Contributor [Committee Member] | Σαμολαδας Βασιλης | el |
| Publisher | Technical University of Crete | en |
| Publisher | Πολυτεχνείο Κρήτης | el |
| Academic Unit | Technical University of Crete::School of Electronic and Computer Engineering | en |
| Academic Unit | Πολυτεχνείο Κρήτης::Σχολή Ηλεκτρονικών Μηχανικών και Μηχανικών Υπολογιστών | el |
| Description | Μεταπτυχιακή Διατριβή που υποβλήθηκε στην σχολή ΗΜΜΥ του Πολυτεχνείου Κρήτης για την πλήρωση προϋποθέσεων λήψης του Μεταπτυχιακού Διπλώματος Ειδίκευσης | el |
| Content Summary | In the recent years, technology have made possible to fit a larger number of components on a single chip, and allowed us to realize larger, more complex chips. The large transistor budget can be used to create heterogeneous systems, generally called Multiprocessor Systems-on-Chip (MPSoC). It also allowed the creation of larger FPGA devices, integrating ample amounts of programmable logic, memories, programmable DSP/arithmetic units. Partial reconfiguration (PR) of FPGAs can be used to dynamically extend and adapt the functionality of computing systems, swapping in and out HW tasks. In this thesis we describe the integration process of a Run Time System Manager (RTSM) able to map multiple applications on the underlying architecture, which may consist of microprocessors as software processing elements and Partially Reconfigurable areas as hardware processing elements, and execute them concurrently. In this thesis we describe the integration process of a Run Time System Manager (RTSM) able to map multiple applications on the underlying architecture and execute them concurrently. The RTSM is able to schedule application tasks either on available processor core(s), or at the FPGA hardware resources using partial reconfiguration. The choice is made dynamically based on availability and a gain function VERIFY. We integrate and the RTSM on two different system architectures and corresponding platforms in order to demonstrate the RTSM portability and a real time application is used in order to validate its correctness and potential. The two aforementioned embedded platforms are the Xilinx XUPV5 board which hosts a Virtex 5 LX 110T device and the Zedboard platform which hosts a • Zynq®-7000 All Programmable SoC XC7Z020-CLG484-1. | en |
| Type of Item | Μεταπτυχιακή Διατριβή | el |
| Type of Item | Master Thesis | en |
| License | http://creativecommons.org/licenses/by/4.0/ | en |
| Date of Item | 2015-06-17 | - |
| Date of Publication | 2015 | - |
| Subject | Run time system manager | en |
| Subject | Adaptive computing | en |
| Subject | Configurable computing systems | en |
| Subject | Reconfigurable computing systems | en |
| Subject | adaptive computing systems | en |
| Subject | adaptive computing | en |
| Subject | configurable computing systems | en |
| Subject | reconfigurable computing systems | en |
| Subject | Field programmable logic arrays | en |
| Subject | FPGAs | en |
| Subject | field programmable gate arrays | en |
| Subject | field programmable logic arrays | en |
| Subject | fpgas | en |
| Bibliographic Citation | Iosif Koidis, "Run time system implementation for concurrent H/W S/W task execution on FPGA platforms", Master Thesis, School of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece, 2015 | en |
| Bibliographic Citation | Ιωσήφ Κοΐδης, "Run time system implementation for concurrent H/W S/W task execution on FPGA platforms", Μεταπτυχιακή Διατριβή, Σχολή Ηλεκτρονικών Μηχανικών και Μηχανικών Υπολογιστών, Πολυτεχνείο Κρήτης, Χανιά, Ελλάς, 2015 | el |
Copyright © DIAS 2013
